Searched refs:ERDMA_SQE_HDR_OPCODE_MASK (Results 1 – 2 of 2) sorted by relevance
491 wqe_hdr |= FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, hw_op); in erdma_push_one_sqe()518 wqe_hdr |= FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, hw_op); in erdma_push_one_sqe()552 wqe_hdr |= FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, hw_op); in erdma_push_one_sqe()556 FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, ERDMA_OP_REG_MR); in erdma_push_one_sqe()585 wqe_hdr |= FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, in erdma_push_one_sqe()595 wqe_hdr |= FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, in erdma_push_one_sqe()602 wqe_hdr |= FIELD_PREP(ERDMA_SQE_HDR_OPCODE_MASK, in erdma_push_one_sqe()
581 #define ERDMA_SQE_HDR_OPCODE_MASK GENMASK_ULL(31, 27) macro
Completed in 30 milliseconds