Searched refs:EVENT_TYPE (Results 1 – 18 of 18) sorted by relevance
| /drivers/gpu/drm/amd/amdgpu/ |
| A D | soc15d.h | 295 #define EVENT_TYPE(x) ((x) << 0) macro
313 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | vid.h | 227 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | cikd.h | 351 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | sid.h | 490 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | nvd.h | 327 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | gfx_v7_0.c | 2102 amdgpu_ring_write(ring, EVENT_TYPE(VS_PARTIAL_FLUSH) | in gfx_v7_0_ring_emit_vgt_flush()
2106 amdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) | in gfx_v7_0_ring_emit_vgt_flush()
2134 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_gfx()
2146 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_gfx()
2178 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_compute()
|
| A D | gfx_v8_0.c | 1551 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
1577 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
1603 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
6031 amdgpu_ring_write(ring, EVENT_TYPE(VS_PARTIAL_FLUSH) | in gfx_v8_0_ring_emit_vgt_flush()
6035 amdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) | in gfx_v8_0_ring_emit_vgt_flush()
6119 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_gfx()
6133 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_gfx()
6213 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_compute()
|
| A D | gfx_v6_0.c | 1821 amdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) | in gfx_v6_0_ring_emit_vgt_flush()
1844 amdgpu_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in gfx_v6_0_ring_emit_fence()
|
| A D | gfx_v9_0.c | 4713 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
4741 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
4769 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
5561 dw2 |= EOP_TC_WB_ACTION_EN | EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v9_0_ring_emit_fence()
|
| A D | gfx_v9_4_3.c | 2897 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v9_4_3_ring_emit_fence()
|
| /drivers/gpu/drm/radeon/ |
| A D | nid.h | 1239 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | sid.h | 1749 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | cikd.h | 1813 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | r600d.h | 1664 #define EVENT_TYPE(x) ((x) << 0) macro
|
| A D | ni.c | 1392 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); in cayman_fence_ring_emit()
|
| A D | r600.c | 2887 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); in r600_fence_ring_emit()
2900 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT) | EVENT_INDEX(0)); in r600_fence_ring_emit()
|
| A D | cik.c | 3552 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_gfx_ring_emit()
3564 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_gfx_ring_emit()
3591 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_compute_ring_emit()
|
| A D | si.c | 3370 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in si_fence_ring_emit()
|
Completed in 127 milliseconds