Home
last modified time | relevance | path

Searched refs:FH (Results 1 – 5 of 5) sorted by relevance

/drivers/clk/mediatek/
A Dclk-mt8186-apmixedsys.c98 #define FH(_pllid, _fhid, _offset) { \ macro
122 FH(CLK_APMIXED_ARMPLL_LL, FH_ARMPLL_LL, 0x003C),
124 FH(CLK_APMIXED_CCIPLL, FH_CCIPLL, 0x0064),
125 FH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x0078),
126 FH(CLK_APMIXED_MMPLL, FH_MMPLL, 0x008C),
127 FH(CLK_APMIXED_TVDPLL, FH_TVDPLL, 0x00A0),
128 FH(CLK_APMIXED_ADSPPLL, FH_ADSPPLL, 0x00C8),
129 FH(CLK_APMIXED_MFGPLL, FH_MFGPLL, 0x00DC),
130 FH(CLK_APMIXED_NNAPLL, FH_NNAPLL, 0x00F0),
131 FH(CLK_APMIXED_NNA2PLL, FH_NNA2PLL, 0x0104),
[all …]
A Dclk-mt8173-apmixedsys.c97 #define FH(_pllid, _fhid, _offset) { \ macro
121 FH(CLK_APMIXED_ARMCA7PLL, FH_ARMCA7PLL, 0x38),
123 FH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x60),
124 FH(CLK_APMIXED_MPLL, FH_MPLL, 0x74),
125 FH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x88),
126 FH(CLK_APMIXED_MMPLL, FH_MMPLL, 0x9c),
127 FH(CLK_APMIXED_VENCPLL, FH_VENCPLL, 0xb0),
128 FH(CLK_APMIXED_TVDPLL, FH_TVDPLL, 0xc4),
129 FH(CLK_APMIXED_VCODECPLL, FH_VCODECPLL, 0xd8),
130 FH(CLK_APMIXED_LVDSPLL, FH_LVDSPLL, 0xec),
[all …]
A Dclk-mt8195-apmixedsys.c129 #define FH(_pllid, _fhid, _offset) { \ macro
153 FH(CLK_APMIXED_ADSPPLL, FH_ADSPPLL, 0x78),
154 FH(CLK_APMIXED_NNAPLL, FH_NNAPLL, 0x8c),
155 FH(CLK_APMIXED_MFGPLL, FH_MFGPLL, 0xb4),
156 FH(CLK_APMIXED_TVDPLL2, FH_TVDPLL2, 0xc8),
157 FH(CLK_APMIXED_MMPLL, FH_MMPLL, 0xf0),
158 FH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x104),
159 FH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x118),
160 FH(CLK_APMIXED_IMGPLL, FH_IMGPLL, 0x12c),
161 FH(CLK_APMIXED_VDECPLL, FH_VDECPLL, 0x140),
[all …]
A Dclk-mt6795-apmixedsys.c99 #define FH(_pllid, _fhid, _offset) _FH(_pllid, _fhid, 0x6003c97, _offset) macro
103 FH(CLK_APMIXED_ARMCA53PLL, FH_CA53PLL_BL, 0x38),
104 FH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x60),
106 FH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x88),
107 FH(CLK_APMIXED_MMPLL, FH_MMPLL, 0x9c),
108 FH(CLK_APMIXED_VENCPLL, FH_VENCPLL, 0xb0),
109 FH(CLK_APMIXED_TVDPLL, FH_TVDPLL, 0xc4),
110 FH(CLK_APMIXED_VCODECPLL, FH_VCODECPLL, 0xd8),
A Dclk-mt8192-apmixedsys.c114 #define FH(_pllid, _fhid, _offset) { \ macro
138 FH(CLK_APMIXED_MFGPLL, FH_MFGPLL, 0xb4),
139 FH(CLK_APMIXED_MMPLL, FH_MMPLL, 0xf0),
140 FH(CLK_APMIXED_MAINPLL, FH_MAINPLL, 0x104),
141 FH(CLK_APMIXED_MSDCPLL, FH_MSDCPLL, 0x118),
142 FH(CLK_APMIXED_ADSPPLL, FH_ADSPPLL, 0x12c),
143 FH(CLK_APMIXED_TVDPLL, FH_TVDPLL, 0x154),

Completed in 10 milliseconds