Home
last modified time | relevance | path

Searched refs:FORMAT (Results 1 – 24 of 24) sorted by relevance

/drivers/gpu/drm/nouveau/
A Dnouveau_bo0039.c80 FORMAT, in nv04_bo_move_m2mf()
81 NVVAL(NV039, FORMAT, IN, 1) | in nv04_bo_move_m2mf()
82 NVVAL(NV039, FORMAT, OUT, 1), in nv04_bo_move_m2mf()
A Dnouveau_bo5039.c119 FORMAT, in nv50_bo_move_m2mf()
120 NVDEF(NV5039, FORMAT, IN, ONE) | in nv50_bo_move_m2mf()
121 NVDEF(NV5039, FORMAT, OUT, ONE), in nv50_bo_move_m2mf()
/drivers/gpu/drm/nouveau/dispnv50/
A Dhead827d.c41 NVDEF(NV827D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8) | in head827d_curs_clr()
60 NVVAL(NV827D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) | in head827d_curs_set()
97 NVVAL(NV827D, HEAD_SET_PARAMS, FORMAT, asyh->core.format) | in head827d_core_set()
A Dhead507d.c134 NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8) | in head507d_curs_clr()
151 NVVAL(NV507D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) | in head507d_curs_set()
226 NVVAL(NV507D, HEAD_SET_PARAMS, FORMAT, asyh->core.format) | in head507d_core_set()
A Dhead907d.c164 NVDEF(NV907D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8) | in head907d_curs_clr()
183 NVVAL(NV907D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) | in head907d_curs_set()
233 NVVAL(NV907D, HEAD_SET_PARAMS, FORMAT, asyh->core.format) | in head907d_core_set()
A Dovly907e.c60 NVVAL(NV907E, SURFACE_SET_PARAMS, FORMAT, asyw->image.format) | in ovly907e_image_set()
A Dheadca7d.c123 NVDEF(NVCA7D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8)); in headca7d_curs_clr()
153 NVVAL(NVCA7D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) | in headca7d_curs_set()
A Dbase827c.c73 NVVAL(NV827C, SURFACE_SET_PARAMS, FORMAT, asyw->image.format) | in base827c_image_set()
A Dovly827e.c63 NVVAL(NV827E, SURFACE_SET_PARAMS, FORMAT, asyw->image.format) | in ovly827e_image_set()
A Dheadc37d.c116 NVDEF(NVC37D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8)); in headc37d_curs_clr()
134 NVVAL(NVC37D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) | in headc37d_curs_set()
A Dwndwc67e.c51 NVVAL(NVC57E, SET_PARAMS, FORMAT, asyw->image.format) | in wndwc67e_image_set()
A Dhead917d.c90 NVVAL(NV917D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) | in head917d_curs_set()
A Dovly507e.c86 NVVAL(NV507E, SURFACE_SET_PARAMS, FORMAT, asyw->image.format) | in ovly507e_image_set()
A Dbase907c.c58 NVVAL(NV907C, SURFACE_SET_PARAMS, FORMAT, asyw->image.format) | in base907c_image_set()
A Dwndwc57e.c55 NVVAL(NVC57E, SET_PARAMS, FORMAT, asyw->image.format) | in wndwc57e_image_set()
A Dwndwca7e.c72 NVVAL(NVCA7E, SET_PARAMS, FORMAT, asyw->image.format) | in wndwca7e_image_set()
A Dbase507c.c109 NVVAL(NV507C, SURFACE_SET_PARAMS, FORMAT, asyw->image.format) | in base507c_image_set()
A Dwndwc37e.c180 NVVAL(NVC37E, SET_PARAMS, FORMAT, asyw->image.format) | in wndwc37e_image_set()
/drivers/gpu/drm/xe/
A Dxe_gt_sriov_pf_debugfs.c133 #define DEFINE_SRIOV_GT_POLICY_DEBUGFS_ATTRIBUTE(POLICY, TYPE, FORMAT) \ argument
159 DEFINE_DEBUGFS_ATTRIBUTE(POLICY##_fops, POLICY##_get, POLICY##_set, FORMAT)
196 #define DEFINE_SRIOV_GT_CONFIG_DEBUGFS_ATTRIBUTE(CONFIG, TYPE, FORMAT) \ argument
225 DEFINE_DEBUGFS_ATTRIBUTE(CONFIG##_fops, CONFIG##_get, CONFIG##_set, FORMAT)
/drivers/media/usb/uvc/
A Duvc_v4l2.c256 uvc_dbg(stream->dev, FORMAT, "Trying format 0x%08x (%c%c%c%c): %ux%u\n", in uvc_v4l2_try_format()
301 uvc_dbg(stream->dev, FORMAT, "Unsupported size %ux%u\n", in uvc_v4l2_try_format()
308 uvc_dbg(stream->dev, FORMAT, in uvc_v4l2_try_format()
357 uvc_dbg(stream->dev, FORMAT, in uvc_v4l2_try_format()
369 uvc_dbg(stream->dev, FORMAT, in uvc_v4l2_try_format()
519 uvc_dbg(stream->dev, FORMAT, "Setting frame interval to %u/%u (%u)\n", in uvc_ioctl_s_parm()
/drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/
A Dcom.fuc426 // extract cpp, src_ncomp and dst_ncomp from FORMAT
435 // convert FORMAT swizzle mask to hw swizzle mask
776 // 000000001 FORMAT
/drivers/staging/media/tegra-video/
A Dtegra210.c761 FORMAT, FOURCC) \ argument
767 TEGRA210_IMAGE_FORMAT_##FORMAT, \
/drivers/tty/vt/
A Ducs_width_table.h_shipped323 { 0x1BCA0, 0x1BCA3 }, /* SHORTHAND FORMAT LETTER OVERLAP - SHORTHAND FORMAT UP STEP */
/drivers/block/
A Dswim3.c90 #define FORMAT 0x40 macro

Completed in 210 milliseconds