Searched refs:GRL_CFG5 (Results 1 – 2 of 2) sorted by relevance
120 #define GRL_CFG5 0x38 macro
577 regmap_read(hdmi->regs, GRL_CFG5, &val); in mtk_hdmi_hw_aud_set_mclk()600 regmap_write(hdmi->regs, GRL_CFG5, val); in mtk_hdmi_hw_aud_set_mclk()
Completed in 109 milliseconds