Home
last modified time | relevance | path

Searched refs:HDMI_GC_AVMUTE (Results 1 – 24 of 24) sorted by relevance

/drivers/gpu/drm/radeon/
A Devergreen_hdmi.c397 WREG32_OR(HDMI_GC + offset, HDMI_GC_AVMUTE); in dce4_set_mute()
399 WREG32_AND(HDMI_GC + offset, ~HDMI_GC_AVMUTE); in dce4_set_mute()
A Drv770d.h726 # define HDMI_GC_AVMUTE (1 << 0) macro
A Devergreend.h577 # define HDMI_GC_AVMUTE (1 << 0) macro
/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_stream_encoder.h147 SE_SF(HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
232 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
417 uint8_t HDMI_GC_AVMUTE; member
549 uint32_t HDMI_GC_AVMUTE; member
A Ddce_stream_encoder.c644 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in dce110_stream_encoder_hdmi_set_stream_attribute()
1019 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, value); in dce110_stream_encoder_set_avmute()
/drivers/gpu/drm/amd/display/dc/dio/dcn314/
A Ddcn314_dio_stream_encoder.c272 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in enc314_stream_encoder_hdmi_set_stream_attribute()
A Ddcn314_dio_stream_encoder.h129 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
/drivers/gpu/drm/amd/display/dc/dio/dcn35/
A Ddcn35_dio_stream_encoder.c218 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in enc35_stream_encoder_hdmi_set_stream_attribute()
A Ddcn35_dio_stream_encoder.h130 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
/drivers/gpu/drm/amd/display/dc/dio/dcn32/
A Ddcn32_dio_stream_encoder.c230 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in enc32_stream_encoder_hdmi_set_stream_attribute()
A Ddcn32_dio_stream_encoder.h50 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
/drivers/gpu/drm/amd/display/dc/dio/dcn401/
A Ddcn401_dio_stream_encoder.h51 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
A Ddcn401_dio_stream_encoder.c229 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in enc401_stream_encoder_hdmi_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/dio/dcn10/
A Ddcn10_stream_encoder.c596 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in enc1_stream_encoder_hdmi_set_stream_attribute()
1038 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, value); in enc1_stream_encoder_set_avmute()
A Ddcn10_stream_encoder.h220 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
428 type HDMI_GC_AVMUTE;\
/drivers/gpu/drm/amd/display/dc/dio/dcn30/
A Ddcn30_dio_stream_encoder.h130 SE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\
A Ddcn30_dio_stream_encoder.c707 REG_UPDATE(HDMI_GC, HDMI_GC_AVMUTE, 0); in enc3_stream_encoder_hdmi_set_stream_attribute()
/drivers/gpu/drm/amd/include/asic_reg/dce/
A Ddce_11_0_enum.h2402 typedef enum HDMI_GC_AVMUTE { enum
2405 } HDMI_GC_AVMUTE; typedef
A Ddce_11_2_enum.h2829 typedef enum HDMI_GC_AVMUTE { enum
2832 } HDMI_GC_AVMUTE; typedef
/drivers/gpu/drm/amd/amdgpu/
A Ddce_v6_0.c1651 tmp = REG_SET_FIELD(tmp, HDMI_GC, HDMI_GC_AVMUTE, mute ? 1 : 0); in dce_v6_0_audio_set_mute()
/drivers/gpu/drm/amd/include/
A Dsoc24_enum.h6791 typedef enum HDMI_GC_AVMUTE { enum
6794 } HDMI_GC_AVMUTE; typedef
A Dvega10_enum.h4497 typedef enum HDMI_GC_AVMUTE { enum
4500 } HDMI_GC_AVMUTE; typedef
A Dnavi10_enum.h6896 typedef enum HDMI_GC_AVMUTE { enum
6899 } HDMI_GC_AVMUTE; typedef
A Dsoc21_enum.h7061 typedef enum HDMI_GC_AVMUTE { enum
7064 } HDMI_GC_AVMUTE; typedef

Completed in 1087 milliseconds