Home
last modified time | relevance | path

Searched refs:HECI_H_CSR (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/i915/gt/uc/
A Dintel_gsc_proxy.c282 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in intel_gsc_proxy_request_handler()
318 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in i915_gsc_proxy_component_bind()
344 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in i915_gsc_proxy_component_unbind()
/drivers/gpu/drm/xe/regs/
A Dxe_gsc_regs.h23 #define HECI_H_CSR(base) XE_REG((base) + 0x4) macro
/drivers/gpu/drm/xe/
A Dxe_gsc_proxy.c93 xe_mmio_rmw32(&gt->mmio, HECI_H_CSR(MTL_GSC_HECI2_BASE), clr, set); in __gsc_proxy_irq_rmw()
A Dxe_gsc.c603 xe_mmio_rmw32(&gt->mmio, HECI_H_CSR(MTL_GSC_HECI2_BASE), in xe_gsc_wa_14015076503()
/drivers/gpu/drm/i915/
A Di915_reg.h281 #define HECI_H_CSR(base) _MMIO((base) + 0x4) macro
/drivers/gpu/drm/i915/gt/
A Dintel_reset.c748 HECI_H_CSR(MTL_GSC_HECI2_BASE), in wa_14015076503_start()

Completed in 16 milliseconds