Home
last modified time | relevance | path

Searched refs:HVS_READ (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/vc4/
A Dvc4_hvs.c560 reg = HVS_READ(SCALER_DISPECTRL); in vc4_hvs_get_fifo_from_output()
568 reg = HVS_READ(SCALER_DISPCTRL); in vc4_hvs_get_fifo_from_output()
576 reg = HVS_READ(SCALER_DISPEOLN); in vc4_hvs_get_fifo_from_output()
584 reg = HVS_READ(SCALER_DISPDITHER); in vc4_hvs_get_fifo_from_output()
1068 dispctrl = HVS_READ(SCALER_DISPCTRL); in vc4_hvs_mask_underrun()
1134 status = HVS_READ(SCALER_DISPSTAT); in vc4_hvs_irq_handler()
1135 control = HVS_READ(SCALER_DISPCTRL); in vc4_hvs_irq_handler()
1312 reg = HVS_READ(SCALER_DISPECTRL); in vc4_hvs_hw_init()
1317 reg = HVS_READ(SCALER_DISPCTRL); in vc4_hvs_hw_init()
1322 reg = HVS_READ(SCALER_DISPEOLN); in vc4_hvs_hw_init()
[all …]
A Dvc4_kms.c247 dispctrl = HVS_READ(SCALER_DISPCTRL) & in vc4_hvs_pv_muxing_commit()
276 VC4_GET_FIELD(HVS_READ(SCALER_DISPCTRL), in vc5_hvs_pv_muxing_commit()
280 reg = HVS_READ(SCALER_DISPECTRL); in vc5_hvs_pv_muxing_commit()
292 reg = HVS_READ(SCALER_DISPCTRL); in vc5_hvs_pv_muxing_commit()
304 reg = HVS_READ(SCALER_DISPEOLN); in vc5_hvs_pv_muxing_commit()
317 reg = HVS_READ(SCALER_DISPDITHER); in vc5_hvs_pv_muxing_commit()
370 reg = HVS_READ(SCALER6_CONTROL); in vc6_hvs_pv_muxing_commit()
A Dvc4_crtc.c94 dispbase = HVS_READ(SCALER6_DISPX_COB(channel)); in vc4_crtc_get_cob_allocation()
98 dispbase = HVS_READ(SCALER_DISPBASEX(channel)); in vc4_crtc_get_cob_allocation()
135 val = HVS_READ(SCALER6_DISPX_STATUS(channel)); in vc4_crtc_get_scanout_position()
137 val = HVS_READ(SCALER_DISPSTATX(channel)); in vc4_crtc_get_scanout_position()
493 WARN_ON_ONCE(!(HVS_READ(SCALER6_CONTROL) & SCALER6_CONTROL_HVS_EN)); in require_hvs_enabled()
495 WARN_ON_ONCE(!(HVS_READ(SCALER_DISPCTRL) & SCALER_DISPCTRL_ENABLE)); in require_hvs_enabled()
836 current_dlist = VC4_GET_FIELD(HVS_READ(SCALER6_DISPX_DL(chan)), in vc4_crtc_handle_page_flip()
839 current_dlist = HVS_READ(SCALER_DISPLACTX(chan)); in vc4_crtc_handle_page_flip()
A Dvc4_drv.h651 #define HVS_READ(offset) \ macro
664 HVS_READ(hvs->vc4->gen == VC4_GEN_6_C ? SCALER6_ ## offset : SCALER6D_ ## offset)

Completed in 20 milliseconds