Home
last modified time | relevance | path

Searched refs:L (Results 1 – 25 of 129) sorted by relevance

123456

/drivers/pinctrl/sunxi/
A Dpinctrl-sun50i-a64-r.c30 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
36 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
42 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
47 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
52 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
57 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
62 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
67 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
72 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
77 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
[all …]
A Dpinctrl-sun8i-a83t-r.c33 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
39 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
45 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
50 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
55 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
60 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
65 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
70 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
75 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
80 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
[all …]
A Dpinctrl-sun8i-a23-r.c26 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
32 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
38 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
43 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
48 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
53 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
58 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
63 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
68 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
73 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
[all …]
A Dpinctrl-sun8i-h3-r.c19 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
24 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
29 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
34 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
39 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
44 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
49 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
54 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
59 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
63 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
[all …]
A Dpinctrl-sun50i-a100-r.c17 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
22 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
27 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
32 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
37 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
42 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
47 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
52 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
57 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
62 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
[all …]
A Dpinctrl-sun50i-h6-r.c22 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
28 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
34 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
39 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
44 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
49 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
54 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
59 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
64 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
69 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
[all …]
A Dpinctrl-sun6i-a31-r.c23 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
28 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
33 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
37 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
41 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
45 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
50 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
55 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
60 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
A Dpinctrl-sun9i-a80-r.c20 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
25 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
30 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
35 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
40 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
45 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
50 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
55 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
60 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
65 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
A Dpinctrl-sun50i-h616-r.c18 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
23 SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
/drivers/net/wireless/intel/iwlwifi/fw/
A Duefi.h13 #define IWL_UEFI_STEP_NAME L"UefiCnvCommonSTEP"
14 #define IWL_UEFI_UATS_NAME L"CnvUefiWlanUATS"
15 #define IWL_UEFI_WRDS_NAME L"UefiCnvWlanWRDS"
16 #define IWL_UEFI_EWRD_NAME L"UefiCnvWlanEWRD"
17 #define IWL_UEFI_WGDS_NAME L"UefiCnvWlanWGDS"
18 #define IWL_UEFI_PPAG_NAME L"UefiCnvWlanPPAG"
19 #define IWL_UEFI_WTAS_NAME L"UefiCnvWlanWTAS"
20 #define IWL_UEFI_SPLC_NAME L"UefiCnvWlanSPLC"
21 #define IWL_UEFI_WRDD_NAME L"UefiCnvWlanWRDD"
24 #define IWL_UEFI_WBEM_NAME L"UefiCnvWlanWBEM"
[all …]
/drivers/net/ethernet/broadcom/
A Dbnx2.h587 #define BNX2_PCI_VPD_ADDR_FLAG_SL 0L
606 #define BNX2_PCI_ID_VAL4_CAP_ENA_0 (0L<<0)
789 #define BNX2_MISC_CFG_LEDMODE_MAC (0L<<8)
800 #define BNX2_MISC_CFG_LEDMODE_MAC_XI (0L<<8)
821 #define BNX2_MISC_ID_BOND_ID_X (0L<<0)
1539 #define BNX2_MISC_OTP_CMD2_DOSEL_0 (0L<<16)
2461 #define BNX2_CTX_LOCK_TYPE_VOID_XI (0L<<0)
2597 #define BNX2_EMAC_MODE_PORT_NONE (0L<<2)
4628 #define BNX2_TBDR_FTQ_CMD_WR_TOP_0 (0L<<10)
5709 #define BNX2_TXP_FTQ_CMD_WR_TOP_0 (0L<<10)
[all …]
/drivers/gpu/drm/sprd/
A Dmegacores_pll.c15 #define L 0 macro
236 range[L] = 50 * scale; in dphy_timing_config()
243 range[L] = 38 * scale; in dphy_timing_config()
245 tmp = AVERAGE(range[L], range[H]); in dphy_timing_config()
247 range[L] = 40 * scale + 4 * t_ui; in dphy_timing_config()
249 tmp |= AVERAGE(range[L], range[H]) << 16; in dphy_timing_config()
254 range[L] = 300 * scale; in dphy_timing_config()
258 range[L] = 145 * scale + 10 * t_ui; in dphy_timing_config()
265 range[L] = 60 * scale; in dphy_timing_config()
273 range[L] = 100 * scale; in dphy_timing_config()
[all …]
/drivers/media/i2c/
A Dtda1997x_regs.h143 #define SVC_MODE_CLK2_XTL 0L
148 #define SVC_MODE_CLK1_XTAL 0L
178 #define VHREF_VSYNC_AUTO 0L
184 #define VHREF_STD_DET_PAL 0L
216 #define PCLK_SEL_X1 0L
312 #define HDCP_DE_COMP_CH0 0L
325 #define HDMI_CTRL_MUTE_AUTO 0L
332 #define HDMI_CTRL_HDCP_AUTO 0L
386 #define HPD_POWER_BP_LOW 0L
523 #define AUDCFG_BUS_I2S 0L
[all …]
/drivers/misc/altera-stapl/
A Daltera.c158 offset = 0L; in altera_export_bool_array()
218 u32 str_table = 0L; in altera_execute()
219 u32 sym_table = 0L; in altera_execute()
220 u32 data_sect = 0L; in altera_execute()
221 u32 code_sect = 0L; in altera_execute()
225 u32 sym_count = 0L; in altera_execute()
612 1L : 0L; in altera_execute()
621 1L : 0L; in altera_execute()
686 ? 1L : 0L; in altera_execute()
883 1L : 0L; in altera_execute()
[all …]
A Daltera-comp.c68 u32 i, j, data_length = 0L; in altera_shrink()
72 u32 in_index = 0L; in altera_shrink()
90 data_length = 0L; in altera_shrink()
/drivers/firmware/efi/libstub/
A Dfile.c49 for (c = fi->filename; *c != L'\0'; c++) { in efi_open_file()
50 if (*c == L'/') in efi_open_file()
51 *c = L'\\'; in efi_open_file()
114 while (i < cmdline_len && (cmdline[i] == L'/' || cmdline[i] == L'\\')) in find_file_option()
120 if (c == L'\0' || c == L'\n' || c == L' ') in find_file_option()
124 *result = L'\0'; in find_file_option()
182 static const efi_char16_t builtin_cmdline[] = L"" CONFIG_CMDLINE;
A Drandom.c81 get_efi_var(L"RandomSeed", &rng_table_guid, NULL, &nv_seed_size, NULL); in efi_random_get_seed()
130 status = get_efi_var(L"RandomSeed", &rng_table_guid, NULL, in efi_random_get_seed()
142 status = set_efi_var(L"RandomSeed", &rng_table_guid, 0, in efi_random_get_seed()
A Defi-stub-helper.c145 } while (c != L'\0'); in efi_load_option_unpack()
353 if (c == L'\0' || c == L'\n') in efi_convert_cmdline()
355 if (c == L'"') in efi_convert_cmdline()
594 return handle_cmdline_files(image, L"initrd=", sizeof(L"initrd=") - 2, in efi_load_initrd_cmdline()
A Dprintk.c84 buf[pos++] = L'\r'; in efi_puts()
98 buf[pos] = L'\0'; in efi_puts()
/drivers/firmware/efi/
A Defibc.c38 efi_char16_t *reason = event == SYS_RESTART ? L"reboot" in efibc_reboot_notifier_call()
39 : L"shutdown"; in efibc_reboot_notifier_call()
45 ret = efibc_set_variable(L"LoaderEntryRebootReason", reason, in efibc_reboot_notifier_call()
56 wdata[l] = L'\0'; in efibc_reboot_notifier_call()
58 efibc_set_variable(L"LoaderEntryOneShot", wdata, l); in efibc_reboot_notifier_call()
/drivers/crypto/ccp/
A Dccp-debugfs.c160 cmd_q->total_ops = 0L; in ccp5_debugfs_reset_queue_stats()
161 cmd_q->total_aes_ops = 0L; in ccp5_debugfs_reset_queue_stats()
162 cmd_q->total_xts_aes_ops = 0L; in ccp5_debugfs_reset_queue_stats()
163 cmd_q->total_3des_ops = 0L; in ccp5_debugfs_reset_queue_stats()
164 cmd_q->total_sha_ops = 0L; in ccp5_debugfs_reset_queue_stats()
165 cmd_q->total_rsa_ops = 0L; in ccp5_debugfs_reset_queue_stats()
166 cmd_q->total_pt_ops = 0L; in ccp5_debugfs_reset_queue_stats()
167 cmd_q->total_ecc_ops = 0L; in ccp5_debugfs_reset_queue_stats()
183 ccp->total_interrupts = 0L; in ccp5_debugfs_stats_write()
/drivers/scsi/arm/
A Dcumana_1.c41 #define L(v) (((v)<<16)|((v) & 0x0000ffff)) macro
64 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
65 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
66 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
67 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
68 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
69 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
70 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
71 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite()
/drivers/gpu/drm/amd/display/dc/optc/dcn20/
A Ddcn20_optc.c270 uint64_t L, XY; in optc2_align_vblanks() local
302 L = (uint64_t)p * slave_h_total * master_pixel_clock_100Hz; in optc2_align_vblanks()
303 L = div_u64(L, master_h_total); in optc2_align_vblanks()
304 L = div_u64(L, slave_pixel_clock_100Hz); in optc2_align_vblanks()
305 XY = div_u64(L, p); in optc2_align_vblanks()
307 X = div_u64(((XY + 1) * p - L) * master_h_total, p * master_clock_divider); in optc2_align_vblanks()
/drivers/clk/pxa/
A Dclk-pxa27x.c51 #define PXA27x_CCCR(A, L, N2) (A << 25 | N2 << 7 | L) argument
206 unsigned int l, L, n2, N; in clk_pxa27x_cpll_get_rate() local
215 L = l * parent_rate; in clk_pxa27x_cpll_get_rate()
216 N = (L * n2) / 2; in clk_pxa27x_cpll_get_rate()
/drivers/infiniband/hw/usnic/
A Dusnic_ib.h131 #define UPDATE_PTR_LEFT(N, P, L) \ argument
133 L -= (N); \

Completed in 89 milliseconds

123456