Searched refs:MBOX_CHANN_OFF (Results 1 – 6 of 6) sorted by relevance
| /drivers/accel/amdxdna/ |
| A D | npu1_regs.c | 76 DEFINE_BAR_OFFSET(MBOX_CHANN_OFF, NPU1_SRAM, MPNPU_SRAM_X2I_MAILBOX_0),
|
| A D | npu2_regs.c | 75 DEFINE_BAR_OFFSET(MBOX_CHANN_OFF, NPU2_SRAM, MPNPU_SRAM_X2I_MAILBOX_0),
|
| A D | npu5_regs.c | 75 DEFINE_BAR_OFFSET(MBOX_CHANN_OFF, NPU5_SRAM, MPNPU_SRAM_X2I_MAILBOX_0),
|
| A D | npu6_regs.c | 75 DEFINE_BAR_OFFSET(MBOX_CHANN_OFF, NPU6_SRAM, MPNPU_SRAM_X2I_MAILBOX_0),
|
| A D | npu4_regs.c | 96 DEFINE_BAR_OFFSET(MBOX_CHANN_OFF, NPU4_SRAM, MPNPU_SRAM_X2I_MAILBOX_0),
|
| A D | aie2_pci.h | 59 MBOX_CHANN_OFF = 0, enumerator
|
Completed in 9 milliseconds