Home
last modified time | relevance | path

Searched refs:MC_SEQ_RAS_TIMING (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/radeon/
A Dbtcd.h104 #define MC_SEQ_RAS_TIMING 0x28a0 macro
A Dbtc_dpm.c1830 case MC_SEQ_RAS_TIMING >> 2: in btc_check_s0_mc_reg_index()
2000 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in btc_initialize_mc_reg_table()
A Dnid.h780 #define MC_SEQ_RAS_TIMING 0x28a0 macro
A Dsid.h541 #define MC_SEQ_RAS_TIMING 0x28a0 macro
A Dcikd.h654 #define MC_SEQ_RAS_TIMING 0x28a0 macro
A Devergreend.h286 #define MC_SEQ_RAS_TIMING 0x28a0 macro
A Dni_dpm.c2776 case MC_SEQ_RAS_TIMING >> 2: in ni_check_s0_mc_reg_index()
2886 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in ni_initialize_mc_reg_table()
A Dcypress_dpm.c975 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_RAS_TIMING >> 2; in cypress_set_mc_reg_address_table()
A Dsi_dpm.c5367 case MC_SEQ_RAS_TIMING >> 2: in si_check_s0_mc_reg_index()
5481 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in si_initialize_mc_reg_table()
A Dci_dpm.c4360 case MC_SEQ_RAS_TIMING >> 2: in ci_check_s0_mc_reg_index()
4584 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in ci_initialize_mc_reg_table()
/drivers/gpu/drm/amd/amdgpu/
A Dsid.h144 #define MC_SEQ_RAS_TIMING 0xA28 macro
/drivers/gpu/drm/amd/pm/legacy-dpm/
A Dsi_dpm.c5924 case MC_SEQ_RAS_TIMING: in si_check_s0_mc_reg_index()
6038 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING)); in si_initialize_mc_reg_table()

Completed in 94 milliseconds