MIE (reference) in projects: drivers - OpenGrok search results

Searched refs:MIE (Results 1 – 11 of 11) sorted by relevance

/drivers/net/hamradio/
A D	z8530.h	`110 #define MIE 8 /* Master Interrupt Enable */ macro`
A D	scc.c	`883 or(scc,R9,MIE); /* master interrupt enable */ in init_channel()`
/drivers/tty/serial/
A D	zs.h	`164 #define MIE 8 /* Master Interrupt Enable */ macro`
A D	ip22zilog.h	`146 #define MIE 8 /* Master Interrupt Enable */ macro`
A D	sunzilog.h	`147 #define MIE 8 /* Master Interrupt Enable */ macro`
A D	pmac_zilog.h	`229 #define MIE 8 /* Master Interrupt Enable */ macro`
A D	sunzilog.c	`1355 up->curregs[R9] \|= MIE; in sunzilog_init_hw() 1381 up->curregs[R9] \|= MIE; in sunzilog_init_hw() 1588 up->curregs[R9] \|= MIE; in sunzilog_init() 1625 up->curregs[R9] &= ~MIE; in sunzilog_exit()`
A D	ip22zilog.c	`1140 up->curregs[R9] = NV \| MIE; in ip22zilog_prepare()`
A D	zs.c	`116 MIE \| DLC \| NV, /* write 9 */`
A D	pmac_zilog.c	`836 uap->curregs[R9] \|= NV \| MIE; in __pmz_startup()`
/drivers/i2c/busses/
A D	i2c-rcar.c	`62 #define MIE BIT(3) /* master if enable */ macro 111 #define RCAR_BUS_PHASE_START (MDBS \| MIE \| ESG) 112 #define RCAR_BUS_PHASE_DATA (MDBS \| MIE) 113 #define RCAR_BUS_PHASE_STOP (MDBS \| MIE \| FSB)`

Completed in 35 milliseconds