Home
last modified time | relevance | path

Searched refs:MI_LOAD_REGISTER_REG (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/xe/instructions/
A Dxe_mi_commands.h69 #define MI_LOAD_REGISTER_REG (__MI_INSTR(0x2a) | XE_INSTR_NUM_DW(3)) macro
/drivers/gpu/drm/i915/
A Di915_cmd_parser.c321 CMD( MI_LOAD_REGISTER_REG, SMI, !F, 0xFF, W,
493 CMD( MI_LOAD_REGISTER_REG, SMI, !F, 0xFF, W,
1286 if (cmd_desc_is(desc, MI_LOAD_REGISTER_REG)) { in check_cmd()
A Di915_perf.c2026 *cs++ = MI_LOAD_REGISTER_REG | (3 - 2); in alloc_noa_wait()
2044 *cs++ = MI_LOAD_REGISTER_REG | (3 - 2); in alloc_noa_wait()
2064 *cs++ = MI_LOAD_REGISTER_REG | (3 - 2); in alloc_noa_wait()
2107 *cs++ = MI_LOAD_REGISTER_REG | (3 - 2); in alloc_noa_wait()
/drivers/gpu/drm/i915/gt/
A Dintel_gpu_commands.h178 #define MI_LOAD_REGISTER_REG MI_INSTR(0x2A, 1) macro
A Dintel_lrc.c1270 *cs++ = MI_LOAD_REGISTER_REG | in gen12_emit_timestamp_wa()
1276 *cs++ = MI_LOAD_REGISTER_REG | in gen12_emit_timestamp_wa()
1314 *cs++ = MI_LOAD_REGISTER_REG | in gen12_emit_cmd_buf_wa()
/drivers/gpu/drm/xe/
A Dxe_gt.c262 *cs++ = MI_LOAD_REGISTER_REG | MI_LRR_DST_CS_MMIO; in emit_wa_job()
283 *cs++ = MI_LOAD_REGISTER_REG | MI_LRR_SRC_CS_MMIO; in emit_wa_job()

Completed in 32 milliseconds