Searched refs:MP1_C2PMSG_60 (Results 1 – 4 of 4) sorted by relevance
| /drivers/accel/amdxdna/ |
| A D | npu2_regs.c | 38 #define MP1_C2PMSG_60 0x3B109F0 macro
89 DEFINE_BAR_OFFSET(SMU_ARG_REG, NPU2_SMU, MP1_C2PMSG_60),
92 DEFINE_BAR_OFFSET(SMU_OUT_REG, NPU2_SMU, MP1_C2PMSG_60),
|
| A D | npu5_regs.c | 38 #define MP1_C2PMSG_60 0x3B109F0 macro
89 DEFINE_BAR_OFFSET(SMU_ARG_REG, NPU5_SMU, MP1_C2PMSG_60),
92 DEFINE_BAR_OFFSET(SMU_OUT_REG, NPU5_SMU, MP1_C2PMSG_60),
|
| A D | npu6_regs.c | 38 #define MP1_C2PMSG_60 0x3B109F0 macro
89 DEFINE_BAR_OFFSET(SMU_ARG_REG, NPU6_SMU, MP1_C2PMSG_60),
92 DEFINE_BAR_OFFSET(SMU_OUT_REG, NPU6_SMU, MP1_C2PMSG_60),
|
| A D | npu4_regs.c | 38 #define MP1_C2PMSG_60 0x3B109F0 macro
110 DEFINE_BAR_OFFSET(SMU_ARG_REG, NPU4_SMU, MP1_C2PMSG_60),
113 DEFINE_BAR_OFFSET(SMU_OUT_REG, NPU4_SMU, MP1_C2PMSG_60),
|
Completed in 7 milliseconds