Home
last modified time | relevance | path

Searched refs:MSM_DP_CONTROLLER_1 (Results 1 – 18 of 18) sorted by relevance

/drivers/gpu/drm/msm/disp/dpu1/catalog/
A Ddpu_8_0_sc8280xp.h331 .controller_id = MSM_DP_CONTROLLER_1,
363 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_9_2_x1e80100.h347 .controller_id = MSM_DP_CONTROLLER_1,
379 .controller_id = MSM_DP_CONTROLLER_1, /* pair with intf_4 for DP MST */
A Ddpu_8_4_sa8775p.h359 .controller_id = MSM_DP_CONTROLLER_1,
383 .controller_id = MSM_DP_CONTROLLER_1, /* pair with intf_4 for DP MST */
A Ddpu_5_3_sm6150.h189 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_7_2_sc7280.h195 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_5_2_sm7150.h233 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_4_0_sdm845.h261 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_5_0_sm8150.h320 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_6_0_sm8250.h304 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_7_0_sm8350.h330 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_9_0_sm8550.h338 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_9_1_sar2130p.h338 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_10_0_sm8650.h381 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_8_1_sm8450.h343 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_5_1_sc8180x.h336 .controller_id = MSM_DP_CONTROLLER_1,
A Ddpu_12_0_sm8750.h423 .controller_id = MSM_DP_CONTROLLER_1,
/drivers/gpu/drm/msm/dp/
A Ddp_display.c135 { .io_start = 0x0af5c000, .id = MSM_DP_CONTROLLER_1, .wide_bus_supported = true },
153 { .io_start = 0x0aea0000, .id = MSM_DP_CONTROLLER_1, .wide_bus_supported = true },
159 { .io_start = 0x0ae98000, .id = MSM_DP_CONTROLLER_1, .wide_bus_supported = true },
166 { .io_start = 0x0ae98000, .id = MSM_DP_CONTROLLER_1, .wide_bus_supported = true },
170 { .io_start = 0x22098000, .id = MSM_DP_CONTROLLER_1, .wide_bus_supported = true },
183 { .io_start = 0x0ae98000, .id = MSM_DP_CONTROLLER_1, .wide_bus_supported = true },
/drivers/gpu/drm/msm/
A Dmsm_drv.h59 MSM_DP_CONTROLLER_1, enumerator

Completed in 22 milliseconds