Home
last modified time | relevance | path

Searched refs:MTL_GSC_HECI2_BASE (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/i915/gt/uc/
A Dintel_gsc_proxy.c282 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in intel_gsc_proxy_request_handler()
318 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in i915_gsc_proxy_component_bind()
344 intel_uncore_rmw(gt->uncore, HECI_H_CSR(MTL_GSC_HECI2_BASE), in i915_gsc_proxy_component_unbind()
/drivers/gpu/drm/xe/regs/
A Dxe_gsc_regs.h17 #define MTL_GSC_HECI2_BASE 0x00117000 macro
/drivers/gpu/drm/xe/
A Dxe_gsc.c599 xe_mmio_rmw32(&gt->mmio, HECI_H_GS1(MTL_GSC_HECI2_BASE), gs1_clr, gs1_set); in xe_gsc_wa_14015076503()
603 xe_mmio_rmw32(&gt->mmio, HECI_H_CSR(MTL_GSC_HECI2_BASE), in xe_gsc_wa_14015076503()
A Dxe_gsc_proxy.c93 xe_mmio_rmw32(&gt->mmio, HECI_H_CSR(MTL_GSC_HECI2_BASE), clr, set); in __gsc_proxy_irq_rmw()
/drivers/gpu/drm/i915/gt/
A Dintel_reset.c743 HECI_H_GS1(MTL_GSC_HECI2_BASE), in wa_14015076503_start()
748 HECI_H_CSR(MTL_GSC_HECI2_BASE), in wa_14015076503_start()
763 HECI_H_GS1(MTL_GSC_HECI2_BASE), in wa_14015076503_end()
/drivers/gpu/drm/i915/
A Di915_reg.h279 #define MTL_GSC_HECI2_BASE 0x00117000 macro

Completed in 20 milliseconds