Home
last modified time | relevance | path

Searched refs:MT_TIMEOUT_VAL_PLCP (Results 1 – 10 of 10) sorted by relevance

/drivers/net/wireless/mediatek/mt76/
A Dmt792x_mac.c40 u32 cck = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 231) | in mt792x_mac_set_timeing()
42 u32 ofdm = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 60) | in mt792x_mac_set_timeing()
55 reg_offset = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, offset) | in mt792x_mac_set_timeing()
A Dmt792x_regs.h37 #define MT_TIMEOUT_VAL_PLCP GENMASK(15, 0) macro
/drivers/net/wireless/mediatek/mt76/mt7603/
A Dmac.c47 u32 cck = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 231) | in mt7603_mac_set_timing()
49 u32 ofdm = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 60) | in mt7603_mac_set_timing()
52 u32 reg_offset = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, offset) | in mt7603_mac_set_timing()
A Dregs.h385 #define MT_TIMEOUT_VAL_PLCP GENMASK(15, 0) macro
/drivers/net/wireless/mediatek/mt76/mt7615/
A Dregs.h311 #define MT_TIMEOUT_VAL_PLCP GENMASK(15, 0) macro
A Dmac.c140 u32 cck = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 231) | in mt7615_mac_set_timing()
142 u32 ofdm = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 60) | in mt7615_mac_set_timing()
172 reg_offset = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, offset) | in mt7615_mac_set_timing()
/drivers/net/wireless/mediatek/mt76/mt7996/
A Dregs.h159 #define MT_TIMEOUT_VAL_PLCP GENMASK(15, 0) macro
A Dmac.c1607 u32 cck = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 231) | in mt7996_mac_set_coverage_class()
1609 u32 ofdm = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 60) | in mt7996_mac_set_coverage_class()
1626 reg_offset = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, offset) | in mt7996_mac_set_coverage_class()
/drivers/net/wireless/mediatek/mt76/mt7915/
A Dmac.c1144 u32 cck = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 231) | in mt7915_mac_set_timing()
1146 u32 ofdm = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, 60) | in mt7915_mac_set_timing()
1164 reg_offset = FIELD_PREP(MT_TIMEOUT_VAL_PLCP, offset) | in mt7915_mac_set_timing()
A Dregs.h216 #define MT_TIMEOUT_VAL_PLCP GENMASK(15, 0) macro

Completed in 48 milliseconds