Home
last modified time | relevance | path

Searched refs:PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (Results 1 – 20 of 20) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Dvid.h269 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dcikd.h393 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dsoc15d.h344 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dsid.h517 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dnvd.h395 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Damdgpu_gfx.c2287 buffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in amdgpu_gfx_csb_preamble_start()
A Dgfx_v6_0.c2039 amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in gfx_v6_0_cp_gfx_start()
A Dgfx_v7_0.c2488 amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in gfx_v7_0_cp_gfx_start()
A Dgfx_v8_0.c4148 amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in gfx_v8_0_cp_gfx_start()
A Dgfx_v11_0.c3609 amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in gfx_v11_0_cp_gfx_start()
A Dgfx_v9_0.c3344 amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in gfx_v9_0_cp_gfx_start()
A Dgfx_v10_0.c6386 amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in gfx_v10_0_cp_gfx_start()
/drivers/gpu/drm/radeon/
A Dnid.h1262 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dsid.h1776 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dcikd.h1854 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Devergreend.h1657 # define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE (2 << 28) macro
A Dni.c1553 radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in cayman_cp_start()
A Dsi.c3573 radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in si_cp_start()
5707 buffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in si_get_csb_buffer()
A Dcik.c3997 radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in cik_cp_gfx_start()
6711 buffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in cik_get_csb_buffer()
A Devergreen.c3027 radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); in evergreen_cp_start()

Completed in 985 milliseconds