Home
last modified time | relevance | path

Searched refs:PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.h86 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT 0x8 macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
A Ddce_11_2_sh_mask.h1708 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT 0x8 macro
A Ddce_12_0_sh_mask.h2784 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT macro
/drivers/gpu/drm/amd/include/asic_reg/dcn/
A Ddcn_1_0_sh_mask.h2138 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT macro
A Ddcn_3_1_6_sh_mask.h1465 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT macro
A Ddcn_3_0_0_sh_mask.h692 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT macro
A Ddcn_2_0_0_sh_mask.h701 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT macro
A Ddcn_4_1_0_sh_mask.h472 #define PHYPLLF_PIXCLK_RESYNC_CNTL__PHYPLLF_PIXCLK_ENABLE__SHIFT macro

Completed in 9042 milliseconds