Searched refs:PHY_RESET (Results 1 – 13 of 13) sorted by relevance
| /drivers/phy/qualcomm/ |
| A D | phy-qcom-usb-ss.c | 30 #define PHY_RESET BIT(7) macro
55 qcom_ssphy_updatel(priv->base + PHY_CTRL1, PHY_RESET, in qcom_ssphy_do_reset()
56 PHY_RESET); in qcom_ssphy_do_reset()
58 qcom_ssphy_updatel(priv->base + PHY_CTRL1, PHY_RESET, 0); in qcom_ssphy_do_reset()
|
| /drivers/phy/hisilicon/ |
| A D | phy-hix5hd2-sata.c | 21 #define PHY_RESET BIT(0) macro
85 REF_SSP_EN | PHY_RESET; in hix5hd2_sata_phy_init()
88 val &= ~PHY_RESET; in hix5hd2_sata_phy_init()
|
| /drivers/net/ethernet/qualcomm/emac/ |
| A D | emac-sgmii.c | 188 writel(((val & ~PHY_RESET) | PHY_RESET), phy->base + in emac_sgmii_reset_prepare()
193 writel((val & ~PHY_RESET), phy->base + EMAC_EMAC_WRAPPER_CSR2); in emac_sgmii_reset_prepare()
|
| A D | emac.h | 172 #define PHY_RESET BIT(0) macro
|
| /drivers/net/dsa/ |
| A D | bcm_sf2_regs.h | 52 #define PHY_RESET (1 << 5) macro
|
| A D | bcm_sf2.c | 209 reg |= PHY_RESET; in bcm_sf2_gphy_enable_set()
214 reg &= ~PHY_RESET; in bcm_sf2_gphy_enable_set()
216 reg |= EXT_PWR_DOWN | IDDQ_BIAS | PHY_RESET; in bcm_sf2_gphy_enable_set()
|
| /drivers/staging/media/ipu7/ |
| A D | ipu7-isys-csi-phy.c | 261 gpreg_write(isys, id, PHY_RESET, 0); in ipu7_isys_csi_phy_reset()
991 gpreg_write(isys, id, PHY_RESET, 1); in ipu7_isys_csi_phy_powerup()
1010 gpreg_write(isys, PORT_B, PHY_RESET, 1); in ipu7_isys_csi_phy_powerup()
|
| A D | ipu7-isys-csi2-regs.h | 977 #define PHY_RESET 0x18 macro
|
| /drivers/media/platform/synopsys/hdmirx/ |
| A D | snps_hdmirx.c | 633 hdmirx_update_bits(hdmirx_dev, PHY_CONFIG, HDMI_DISABLE | PHY_RESET | in hdmirx_plugout()
857 hdmirx_update_bits(hdmirx_dev, PHY_CONFIG, PHY_RESET, PHY_RESET); in hdmirx_phy_config()
859 hdmirx_update_bits(hdmirx_dev, PHY_CONFIG, PHY_RESET, 0); in hdmirx_phy_config()
2318 hdmirx_update_bits(hdmirx_dev, PHY_CONFIG, PHY_RESET | PHY_PDDQ, 0); in hdmirx_init()
|
| A D | snps_hdmirx.h | 103 #define PHY_RESET BIT(0) macro
|
| /drivers/phy/cadence/ |
| A D | phy-cadence-torrent.c | 66 #define PHY_RESET 0x20 macro
261 REG_FIELD(PHY_RESET, 8, 8);
1461 value = cdns_torrent_dp_read(regmap, PHY_RESET); in cdns_torrent_dp_set_lanes()
1473 cdns_torrent_dp_write(regmap, PHY_RESET, value); in cdns_torrent_dp_set_lanes()
1476 cdns_torrent_dp_write(regmap, PHY_RESET, in cdns_torrent_dp_set_lanes()
1489 cdns_torrent_dp_write(regmap, PHY_RESET, value); in cdns_torrent_dp_set_lanes()
1500 cdns_torrent_dp_write(regmap, PHY_RESET, value); in cdns_torrent_dp_set_lanes()
1724 val = cdns_torrent_dp_read(regmap, PHY_RESET); in cdns_torrent_dp_common_init()
1727 cdns_torrent_dp_write(regmap, PHY_RESET, val); in cdns_torrent_dp_common_init()
|
| /drivers/net/usb/ |
| A D | r8152.c | 773 PHY_RESET, enumerator
5481 set_bit(PHY_RESET, &tp->flags); in r8152b_hw_phy_cfg()
5858 set_bit(PHY_RESET, &tp->flags); in r8153_hw_phy_cfg()
5975 set_bit(PHY_RESET, &tp->flags); in r8153b_hw_phy_cfg()
6366 if (test_and_clear_bit(PHY_RESET, &tp->flags)) in rtl8152_set_speed()
7714 set_bit(PHY_RESET, &tp->flags); in r8156_hw_phy_cfg()
8131 set_bit(PHY_RESET, &tp->flags); in r8156b_hw_phy_cfg()
|
| /drivers/scsi/aic94xx/ |
| A D | aic94xx_reg_def.h | 1577 #define PHY_RESET 0x02 macro
|
Completed in 83 milliseconds