Home
last modified time | relevance | path

Searched refs:PIPE_B (Results 1 – 25 of 34) sorted by relevance

12

/drivers/gpu/drm/i915/display/
A Dintel_vdsc_regs.h33 #define ICL_PIPE_DSS_CTL1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
49 #define ICL_PIPE_DSS_CTL2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
72 #define _ICL_DSC0_PPS_0(pipe) _PICK_EVEN((pipe) - PIPE_B, \
75 #define _ICL_DSC1_PPS_0(pipe) _PICK_EVEN((pipe) - PIPE_B, \
78 #define _BMG_DSC2_PPS_0(pipe) _PICK_EVEN((pipe) - PIPE_B, \
212 #define ICL_DSC0_RC_BUF_THRESH_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
215 #define ICL_DSC0_RC_BUF_THRESH_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
218 #define ICL_DSC1_RC_BUF_THRESH_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
221 #define ICL_DSC1_RC_BUF_THRESH_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
237 #define ICL_DSC0_RC_BUF_THRESH_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \
[all …]
A Dskl_watermark.c759 [PIPE_B] = BIT(DBUF_S1),
766 [PIPE_B] = BIT(DBUF_S2),
785 [PIPE_B] = BIT(DBUF_S1),
793 [PIPE_B] = BIT(DBUF_S1),
829 [PIPE_B] = BIT(DBUF_S1),
848 [PIPE_B] = BIT(DBUF_S1),
856 [PIPE_B] = BIT(DBUF_S1),
876 [PIPE_B] = BIT(DBUF_S1),
884 [PIPE_B] = BIT(DBUF_S1),
906 [PIPE_B] = BIT(DBUF_S1),
[all …]
A Dintel_display_device.c176 [PIPE_B] = CURSOR_B_OFFSET, \
182 [PIPE_B] = CURSOR_B_OFFSET, \
189 [PIPE_B] = IVB_CURSOR_B_OFFSET, \
196 [PIPE_B] = IVB_CURSOR_B_OFFSET, \
241 .__runtime_defaults.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B), \
479 .__runtime_defaults.pipe_mask = BIT(PIPE_A) | BIT(PIPE_B),
995 BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D), \
1162 BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C) | BIT(PIPE_D)
1749 display_runtime->num_scalers[PIPE_B] = 2; in __intel_display_device_info_runtime_init()
1773 display_runtime->num_sprites[PIPE_B] = 2; in __intel_display_device_info_runtime_init()
[all …]
A Dintel_display_limits.h18 PIPE_B, enumerator
35 TRANSCODER_B = PIPE_B,
A Di9xx_wm.c290 case PIPE_B: in vlv_get_fifo_size()
806 FW_WM(wm->pipe[PIPE_B].plane[PLANE_CURSOR], CURSORB) | in g4x_write_wm_values()
807 FW_WM(wm->pipe[PIPE_B].plane[PLANE_PRIMARY], PLANEB) | in g4x_write_wm_values()
813 FW_WM(wm->pipe[PIPE_B].plane[PLANE_SPRITE0], SPRITEB) | in g4x_write_wm_values()
856 FW_WM(wm->pipe[PIPE_B].plane[PLANE_CURSOR], CURSORB) | in vlv_write_wm_values()
1906 case PIPE_B: in vlv_atomic_update_fifo()
3362 if (dirty & WM_DIRTY_PIPE(PIPE_B)) in ilk_write_wm_values()
3663 wm->pipe[PIPE_B].plane[PLANE_CURSOR] = _FW_WM(tmp, CURSORB); in g4x_read_wm_values()
3664 wm->pipe[PIPE_B].plane[PLANE_PRIMARY] = _FW_WM(tmp, PLANEB); in g4x_read_wm_values()
3671 wm->pipe[PIPE_B].plane[PLANE_SPRITE0] = _FW_WM(tmp, SPRITEB); in g4x_read_wm_values()
[all …]
A Dintel_display_power_map.c150 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
394 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
473 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
576 .irq_pipe_mask = BIT(PIPE_B) | BIT(PIPE_C),
752 .irq_pipe_mask = BIT(PIPE_B),
918 .irq_pipe_mask = BIT(PIPE_B),
1073 .irq_pipe_mask = BIT(PIPE_B),
1168 .irq_pipe_mask = BIT(PIPE_B),
1344 .irq_pipe_mask = BIT(PIPE_B),
1501 .irq_pipe_mask = BIT(PIPE_B),
[all …]
A Dintel_dpio_phy.c694 case PIPE_B: in vlv_pipe_to_phy()
710 case PIPE_B: in vlv_pipe_to_channel()
884 if (ch == DPIO_CH0 && pipe == PIPE_B) in chv_phy_pre_pll_enable()
896 if (pipe != PIPE_B) { in chv_phy_pre_pll_enable()
917 if (pipe == PIPE_B) in chv_phy_pre_pll_enable()
926 if (pipe == PIPE_B) in chv_phy_pre_pll_enable()
939 if (pipe == PIPE_B) in chv_phy_pre_pll_enable()
1048 if (pipe != PIPE_B) { in chv_phy_post_pll_disable()
1144 if (pipe == PIPE_B) in vlv_phy_pre_encoder_enable()
A Dintel_fdi.c162 crtc = intel_crtc_for_pipe(display, PIPE_B); in intel_fdi_add_affected_crtcs()
173 BIT(PIPE_B)); in intel_fdi_add_affected_crtcs()
223 case PIPE_B: in ilk_check_fdi_lanes()
248 other_crtc = intel_crtc_for_pipe(display, PIPE_B); in ilk_check_fdi_lanes()
258 *pipe_to_reduce = PIPE_B; in ilk_check_fdi_lanes()
426 intel_de_read(display, FDI_RX_CTL(PIPE_B)) & in cpt_set_fdi_bc_bifurcation()
450 case PIPE_B: in ivb_update_fdi_bc_bifurcation()
A Dintel_display_irq.c392 i915_enable_pipestat(display, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS); in i915_enable_asle_pipestat()
546 case PIPE_B: in i9xx_pipestat_irq_ack()
701 intel_pch_fifo_underrun_irq_handler(display, PIPE_B); in ibx_irq_handler()
711 case PIPE_B: in ivb_err_int_pipe_fault_mask()
832 case PIPE_B: in ilk_gtt_fault_pipe_fault_mask()
1288 pipe = PIPE_B; in gen11_dsi_te_interrupt_handler()
1762 case PIPE_B: in vlv_dpinvgtt_pipe_fault_mask()
1909 i915_enable_pipestat(display, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); in i915_display_irq_postinstall()
1924 i915_enable_pipestat(display, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); in i965_display_irq_postinstall()
A Dintel_display_power_well.c1091 if ((intel_de_read(display, TRANSCONF(display, PIPE_B)) & TRANSCONF_ENABLE) == 0) in i830_pipes_power_well_enable()
1092 i830_enable_pipe(display, PIPE_B); in i830_pipes_power_well_enable()
1098 i830_disable_pipe(display, PIPE_B); in i830_pipes_power_well_disable()
1106 intel_de_read(display, TRANSCONF(display, PIPE_B)) & TRANSCONF_ENABLE; in i830_pipes_power_well_enabled()
1398 (intel_de_read(display, DPLL(display, PIPE_B)) & DPLL_VCO_ENABLE) == 0) in assert_chv_phy_status()
1526 assert_pll_disabled(display, PIPE_B); in chv_dpio_cmn_power_well_disable()
A Dintel_pipe_crc.c180 case PIPE_B: in vlv_pipe_crc_ctl_reg()
241 case PIPE_B: in vlv_undo_pipe_scramble_reset()
A Dintel_pps.c47 case PIPE_B: in pps_name()
173 unsigned int pipes = (1 << PIPE_A) | (1 << PIPE_B); in vlv_find_free_pps()
301 for (pipe = PIPE_A; pipe <= PIPE_B; pipe++) { in vlv_initial_pps_pipe()
1170 if (drm_WARN_ON(display->drm, pipe != PIPE_A && pipe != PIPE_B)) in vlv_detach_power_sequencer()
1262 if (pipe != PIPE_A && pipe != PIPE_B) in vlv_pps_backlight_initial_pipe()
1265 if (pipe != PIPE_A && pipe != PIPE_B) in vlv_pps_backlight_initial_pipe()
A Dintel_pch_display.c56 HAS_PCH_IBX(display) && !state && port_pipe == PIPE_B, in assert_pch_dp_disabled()
75 HAS_PCH_IBX(display) && !state && port_pipe == PIPE_B, in assert_pch_hdmi_disabled()
A Dg4x_hdmi.c401 if (HAS_PCH_IBX(display) && crtc->pipe == PIPE_B) { in intel_disable_hdmi()
755 intel_encoder->pipe_mask = BIT(PIPE_A) | BIT(PIPE_B); in g4x_hdmi_init()
A Dicl_dsi.c822 case PIPE_B: in gen11_dsi_configure_transcoder()
1231 if (DISPLAY_VER(display) == 11 && pipe == PIPE_B) in icl_apply_kvmr_pipe_a_wa()
1581 if (DISPLAY_VER(display) == 11 && pipe == PIPE_B && in gen11_dsi_sync_state()
1722 *pipe = PIPE_B; in gen11_dsi_get_hw_state()
A Dintel_sprite.c407 if (display->platform.cherryview && pipe == PIPE_B) in vlv_sprite_update_arm()
1635 if (display->platform.cherryview && pipe == PIPE_B) { in intel_sprite_plane_create()
1696 if (display->platform.cherryview && pipe == PIPE_B) { in intel_sprite_plane_create()
A Dvlv_dsi.c972 TRANSCONF(display, PIPE_B)) & TRANSCONF_ENABLE; in intel_dsi_get_hw_state()
997 *pipe = port == PORT_A ? PIPE_A : PIPE_B; in intel_dsi_get_hw_state()
1965 encoder->pipe_mask = BIT(PIPE_B); in vlv_dsi_init()
A Dg4x_dp.c447 if (HAS_PCH_IBX(display) && crtc->pipe == PIPE_B && port != PORT_A) { in intel_dp_link_down()
1379 intel_encoder->pipe_mask = BIT(PIPE_A) | BIT(PIPE_B); in g4x_dp_init()
A Di9xx_plane.c1097 if (display->platform.cherryview && pipe == PIPE_B) { in intel_primary_plane_create()
1201 pipe == PIPE_B && val & DISP_MIRROR) in i9xx_get_initial_plane_config()
A Dintel_dmc.c489 MTL_PIPEDMC_GATING_DIS(PIPE_B)); in mtl_pipedmc_clock_gating_wa()
870 PIPE_B_DMC_W2_PTS_CONFIG_SELECT(PIPE_B) | in intel_dmc_load_program()
/drivers/gpu/drm/i915/
A Dintel_gvt_mmio_table.c215 MMIO_D(SPRCTL(PIPE_B)); in iterate_generic_mmio()
216 MMIO_D(SPRLINOFF(PIPE_B)); in iterate_generic_mmio()
217 MMIO_D(SPRSTRIDE(PIPE_B)); in iterate_generic_mmio()
218 MMIO_D(SPRPOS(PIPE_B)); in iterate_generic_mmio()
219 MMIO_D(SPRSIZE(PIPE_B)); in iterate_generic_mmio()
220 MMIO_D(SPRKEYVAL(PIPE_B)); in iterate_generic_mmio()
221 MMIO_D(SPRKEYMSK(PIPE_B)); in iterate_generic_mmio()
222 MMIO_D(SPRSURF(PIPE_B)); in iterate_generic_mmio()
223 MMIO_D(SPRKEYMAX(PIPE_B)); in iterate_generic_mmio()
225 MMIO_D(SPRSCALE(PIPE_B)); in iterate_generic_mmio()
[all …]
/drivers/gpu/drm/i915/gvt/
A Dhandlers.c2306 MMIO_DH(REG_50080(PIPE_B, PLANE_PRIMARY), D_ALL, NULL, in init_generic_mmio_info()
2315 MMIO_DH(REG_50080(PIPE_B, PLANE_SPRITE0), D_ALL, NULL, in init_generic_mmio_info()
2497 MMIO_DH(GEN8_DE_PIPE_IMR(PIPE_B), D_BDW_PLUS, NULL, in init_bdw_mmio_info()
2499 MMIO_DH(GEN8_DE_PIPE_IER(PIPE_B), D_BDW_PLUS, NULL, in init_bdw_mmio_info()
2501 MMIO_DH(GEN8_DE_PIPE_IIR(PIPE_B), D_BDW_PLUS, NULL, in init_bdw_mmio_info()
2660 MMIO_DH(PLANE_BUF_CFG(PIPE_B, 0), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2661 MMIO_DH(PLANE_BUF_CFG(PIPE_B, 1), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2662 MMIO_DH(PLANE_BUF_CFG(PIPE_B, 2), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2663 MMIO_DH(PLANE_BUF_CFG(PIPE_B, 3), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2671 MMIO_DH(CUR_BUF_CFG(PIPE_B), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
[all …]
A Dreg.h70 (((p) == PIPE_B) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x50088)) : \
79 (((reg) == 0x50088 || (reg) == 0x50098) ? (PIPE_B) : \
A Ddisplay.c62 pipe = PIPE_B; in get_edp_pipe()
643 [PIPE_B] = PIPE_B_VBLANK, in emulate_vblank_on_pipe()
A Dinterrupt.c509 DEFINE_GVT_GEN8_INTEL_GVT_IRQ_INFO(de_pipe_b, GEN8_DE_PIPE_ISR(PIPE_B));

Completed in 105 milliseconds

12