Home
last modified time | relevance | path

Searched refs:PIXEL_RATE_DIV_BY_1 (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
A Ddcn314_hwseq.c337 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn314_calculate_dccg_k1_k2_values()
338 *k2_div = PIXEL_RATE_DIV_BY_1; in dcn314_calculate_dccg_k1_k2_values()
340 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn314_calculate_dccg_k1_k2_values()
347 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn314_calculate_dccg_k1_k2_values()
350 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn314_calculate_dccg_k1_k2_values()
/drivers/gpu/drm/amd/display/dc/dccg/dcn32/
A Ddcn32_dccg.c230 dccg32_set_pixel_rate_div(dccg, params->otg_inst, PIXEL_RATE_DIV_BY_1, PIXEL_RATE_DIV_BY_1); in dccg32_set_dtbclk_dto()
/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
A Ddcn314_dccg.c231 dccg314_set_pixel_rate_div(dccg, params->otg_inst, PIXEL_RATE_DIV_BY_1, PIXEL_RATE_DIV_BY_1); in dccg314_set_dtbclk_dto()
/drivers/gpu/drm/amd/display/dc/inc/hw/
A Ddccg.h68 PIXEL_RATE_DIV_BY_1 = 0, enumerator
/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
A Ddcn32_hwseq.c1192 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn32_calculate_dccg_k1_k2_values()
1193 *k2_div = PIXEL_RATE_DIV_BY_1; in dcn32_calculate_dccg_k1_k2_values()
1195 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn32_calculate_dccg_k1_k2_values()
1202 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn32_calculate_dccg_k1_k2_values()
1205 *k1_div = PIXEL_RATE_DIV_BY_1; in dcn32_calculate_dccg_k1_k2_values()
/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
A Ddcn35_dccg.c1396 dccg35_set_pixel_rate_div(dccg, params->otg_inst, PIXEL_RATE_DIV_BY_1, PIXEL_RATE_DIV_BY_1); in dccg35_set_dtbclk_dto()
2300 dccg35_set_pixel_rate_div(dccg, params->otg_inst, PIXEL_RATE_DIV_BY_1, PIXEL_RATE_DIV_BY_1); in dccg35_set_dtbclk_dto_cb()
/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
A Ddcn401_hwseq.c698 *tmds_div = PIXEL_RATE_DIV_BY_1; in dcn401_calculate_dccg_tmds_div_value()
917 *tmds_div = PIXEL_RATE_DIV_BY_1; in dcn401_enable_stream_calc()

Completed in 27 milliseconds