Home
last modified time | relevance | path

Searched refs:PLANE_PRIMARY (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/i915/gvt/
A Dreg.h68 (((p) == PIPE_A) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x50080)) : \
70 (((p) == PIPE_B) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x50088)) : \
72 (((p) == PIPE_C) ? (((q) == PLANE_PRIMARY) ? (_MMIO(0x5008C)) : \
86 (PLANE_PRIMARY) : \
A Dhandlers.c1030 int event = SKL_FLIP_EVENT(pipe, PLANE_PRIMARY); in pri_surf_mmio_write()
1076 if (plane == PLANE_PRIMARY) { in reg50080_mmio_write()
2303 MMIO_DH(REG_50080(PIPE_A, PLANE_PRIMARY), D_ALL, NULL, in init_generic_mmio_info()
2306 MMIO_DH(REG_50080(PIPE_B, PLANE_PRIMARY), D_ALL, NULL, in init_generic_mmio_info()
2309 MMIO_DH(REG_50080(PIPE_C, PLANE_PRIMARY), D_ALL, NULL, in init_generic_mmio_info()
A Dcmd_parser.c1443 if (info->plane == PLANE_PRIMARY) in gen8_update_plane_mmio_from_mi_display_flip()
/drivers/gpu/drm/i915/display/
A Di9xx_wm.c935 case PLANE_PRIMARY: in g4x_plane_fifo_size()
984 if (plane->id == PLANE_PRIMARY && in g4x_compute_wm()
994 } else if (plane->id == PLANE_PRIMARY && in g4x_compute_wm()
1064 if (plane_id == PLANE_PRIMARY) in g4x_raw_plane_wm_compute()
1082 if (plane_id != PLANE_PRIMARY || in g4x_raw_plane_wm_compute()
1104 if (plane_id == PLANE_PRIMARY) in g4x_raw_plane_wm_compute()
1116 if (plane_id == PLANE_PRIMARY) in g4x_raw_plane_wm_compute()
1570 total_rate = raw->plane[PLANE_PRIMARY] + in vlv_compute_fifo()
2208 if (plane->id == PLANE_PRIMARY && in intel_crtc_for_plane()
3691 wm->ddl[pipe].plane[PLANE_PRIMARY] = in vlv_read_wm_values()
[all …]
A Dintel_sprite_uapi.c29 if (plane->id == PLANE_PRIMARY && in intel_plane_set_ckey()
37 if (DISPLAY_VER(display) >= 9 && plane->id != PLANE_PRIMARY && in intel_plane_set_ckey()
A Dintel_display_limits.h87 PLANE_PRIMARY = PLANE_1, enumerator
A Dintel_display_irq.c726 { .fault = ERR_INT_PRIMARY_A_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
729 { .fault = ERR_INT_PRIMARY_B_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
732 { .fault = ERR_INT_PRIMARY_C_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
844 { .fault = GTT_FAULT_PRIMARY_A_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
845 { .fault = GTT_FAULT_PRIMARY_B_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
1160 { .fault = GEN8_PIPE_PRIMARY_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
1780 { .fault = PLANEA_INVALID_GTT_STATUS, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
1784 { .fault = PLANEB_INVALID_GTT_STATUS, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
1788 { .fault = PLANEC_INVALID_GTT_STATUS, .handle = handle_plane_fault, .plane_id = PLANE_PRIMARY, },
A Dintel_display_trace.h288 __entry->primary = wm->pipe[crtc->pipe].plane[PLANE_PRIMARY];
337 __entry->primary = wm->pipe[crtc->pipe].plane[PLANE_PRIMARY];
A Dintel_display.h81 for ((__p) = PLANE_PRIMARY; (__p) < I915_MAX_PLANES; (__p)++) \
A Di9xx_plane.c955 plane->id = PLANE_PRIMARY; in intel_primary_plane_create()
A Dintel_plane.c515 if (plane->id == PLANE_PRIMARY) { in i9xx_must_disable_cxsr()
A Dintel_color.c2147 (DISPLAY_VER(display) < 9 && plane->id == PLANE_PRIMARY); in need_plane_update()
/drivers/gpu/drm/i915/
A Dintel_gvt_mmio_table.c183 MMIO_D(REG_50080(PIPE_A, PLANE_PRIMARY)); in iterate_generic_mmio()
192 MMIO_D(REG_50080(PIPE_B, PLANE_PRIMARY)); in iterate_generic_mmio()
201 MMIO_D(REG_50080(PIPE_C, PLANE_PRIMARY)); in iterate_generic_mmio()

Completed in 47 milliseconds