Home
last modified time | relevance | path

Searched refs:PORT_E (Results 1 – 17 of 17) sorted by relevance

/drivers/gpu/drm/i915/display/
A Dintel_fdi.c921 intel_de_write(display, DP_TP_CTL(PORT_E), in hsw_fdi_link_train()
931 intel_de_write(display, DDI_BUF_CTL(PORT_E), in hsw_fdi_link_train()
935 intel_de_posting_read(display, DDI_BUF_CTL(PORT_E)); in hsw_fdi_link_train()
958 temp = intel_de_read(display, DP_TP_STATUS(PORT_E)); in hsw_fdi_link_train()
979 intel_de_posting_read(display, DDI_BUF_CTL(PORT_E)); in hsw_fdi_link_train()
982 intel_de_rmw(display, DP_TP_CTL(PORT_E), DP_TP_CTL_ENABLE, 0); in hsw_fdi_link_train()
983 intel_de_posting_read(display, DP_TP_CTL(PORT_E)); in hsw_fdi_link_train()
985 intel_wait_ddi_buf_idle(display, PORT_E); in hsw_fdi_link_train()
995 intel_de_write(display, DP_TP_CTL(PORT_E), in hsw_fdi_link_train()
1013 intel_de_rmw(display, DDI_BUF_CTL(PORT_E), DDI_BUF_CTL_ENABLE, 0); in hsw_fdi_disable()
[all …]
A Dintel_display_limits.h99 PORT_E, enumerator
A Dintel_display_device.c585 …__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
638 …__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
682 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E…
931 …__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E),
A Dintel_crt.c1086 assert_port_valid(display, PORT_E); in intel_crt_init()
1088 crt->base.port = PORT_E; in intel_crt_init()
A Dintel_ddi.c1120 _skl_ddi_set_iboost(display, PORT_E, iboost); in skl_ddi_set_iboost()
2898 is_mst && (port == PORT_A || port == PORT_E)); in hsw_ddi_pre_enable_dp()
3391 [PORT_E] = TRANSCODER_A, in gen9_chicken_trans_reg_by_port()
3396 if (drm_WARN_ON(display->drm, port < PORT_A || port > PORT_E)) in gen9_chicken_trans_reg_by_port()
3441 if (port == PORT_E) in intel_ddi_enable_hdmi()
3453 if (port == PORT_E) in intel_ddi_enable_hdmi()
4887 if (port == PORT_A || port == PORT_E) { in intel_ddi_max_lanes()
5036 case PORT_E: in port_strap_detected()
A Dintel_bios.c2352 [PORT_E] = { DVO_PORT_HDMIE, DVO_PORT_DPE, DVO_PORT_CRT }, in dvo_port_to_port()
2932 else if (port == PORT_E) in init_vbt_missing_defaults()
2937 if (port != PORT_A && port != PORT_E) in init_vbt_missing_defaults()
2940 if (port != PORT_E) in init_vbt_missing_defaults()
A Dintel_display.h109 case PORT_E: in port_identifier()
A Dintel_dp_aux.c846 if (DISPLAY_VER(display) == 9 && encoder->port == PORT_E) in default_aux_ch()
A Dintel_opregion.c411 if (port == PORT_E) { in intel_opregion_notify_encoder()
A Dintel_ddi_buf_trans.c1178 if (port == PORT_A || port == PORT_E) in skl_buf_trans_num_entries()
A Dintel_hdcp.c474 case PORT_E: in intel_hdcp_get_repeater_ctl()
1217 (DISPLAY_VER(display) >= 12 || port < PORT_E); in is_hdcp_supported()
A Dintel_dp_mst.c1872 if (DISPLAY_VER(display) < 11 && port == PORT_E) in intel_dp_mst_encoder_init()
A Dintel_dpll_mgr.c3363 if (port == PORT_D || port == PORT_E) { in icl_get_combo_phy_dpll()
/drivers/gpu/drm/i915/gvt/
A Dedid.c98 port = PORT_E; in cnp_get_port_from_gmbus0()
122 port = PORT_E; in get_port_from_gmbus0()
A Dhandlers.c817 if (offset == i915_mmio_reg_offset(DDI_BUF_CTL(PORT_E))) in ddi_buf_ctl_mmio_write()
818 vgpu_vreg_t(vgpu, DP_TP_STATUS(PORT_E)) in ddi_buf_ctl_mmio_write()
836 u32 ddi_buf_ctl = vgpu_vreg_t(vgpu, DDI_BUF_CTL(PORT_E)); in fdi_auto_training_started()
838 u32 tx_ctl = vgpu_vreg_t(vgpu, DP_TP_CTL(PORT_E)); in fdi_auto_training_started()
952 vgpu_vreg_t(vgpu, DP_TP_STATUS(PORT_E)) |= in update_fdi_rx_iir_status()
958 calc_index(offset, DP_TP_CTL(PORT_A), DP_TP_CTL(PORT_B), DP_TP_CTL(PORT_E))
2374 MMIO_DH(DDI_BUF_CTL(PORT_E), D_ALL, NULL, ddi_buf_ctl_mmio_write); in init_generic_mmio_info()
2380 MMIO_DH(DP_TP_CTL(PORT_E), D_ALL, NULL, dp_tp_ctl_mmio_write); in init_generic_mmio_info()
2386 MMIO_DH(DP_TP_STATUS(PORT_E), D_ALL, NULL, NULL); in init_generic_mmio_info()
A Ddisplay.c498 intel_vgpu_has_monitor_on_port(vgpu, PORT_E)) { in emulate_monitor_status_change()
/drivers/gpu/drm/i915/
A Dintel_gvt_mmio_table.c501 MMIO_D(PORT_CLK_SEL(PORT_E)); in iterate_generic_mmio()
532 MMIO_D(DDI_BUF_CTL(PORT_E)); in iterate_generic_mmio()
537 MMIO_D(DP_TP_CTL(PORT_E)); in iterate_generic_mmio()
542 MMIO_D(DP_TP_STATUS(PORT_E)); in iterate_generic_mmio()

Completed in 75 milliseconds