Home
last modified time | relevance | path

Searched refs:R4 (Results 1 – 15 of 15) sorted by relevance

/drivers/edac/
A Dmce_amd.h32 #define R4(x) (((x) >> 4) & 0xf) macro
33 #define R4_MSG(x) ((R4(x) < 9) ? rrrr_msgs[R4(x)] : "Wrong R4!")
A Dmce_amd.c167 if (R4(ec) == R4_GEN && LL(ec) == LL_L1) { in f10h_mc0_mce()
186 u8 r4 = R4(ec); in cat_mc0_mce()
321 switch (R4(ec)) { in k8_mc1_mce()
346 u8 r4 = R4(ec); in cat_mc1_mce()
447 u8 r4 = R4(ec); in k8_mc2_mce()
506 u8 r4 = R4(ec); in f16h_mc2_mce()
570 u8 r4 = R4(ec); in decode_mc3_mce()
/drivers/tty/serial/
A Dsunzilog.c200 write_zsreg(channel, R4, regs[R4]); in __load_zsregs()
870 up->curregs[R4] &= ~XCLK_MASK; in sunzilog_convert_to_zs()
871 up->curregs[R4] |= X16CLK; in sunzilog_convert_to_zs()
902 up->curregs[R4] &= ~0x0c; in sunzilog_convert_to_zs()
904 up->curregs[R4] |= SB2; in sunzilog_convert_to_zs()
906 up->curregs[R4] |= SB1; in sunzilog_convert_to_zs()
908 up->curregs[R4] |= PAR_ENAB; in sunzilog_convert_to_zs()
910 up->curregs[R4] &= ~PAR_ENAB; in sunzilog_convert_to_zs()
912 up->curregs[R4] |= PAR_EVEN; in sunzilog_convert_to_zs()
914 up->curregs[R4] &= ~PAR_EVEN; in sunzilog_convert_to_zs()
[all …]
A Dpmac_zilog.c128 write_zsreg(uap, R4, regs[R4]); in pmz_load_zsregs()
823 uap->curregs[R4] = X16CLK | SB1; in __pmz_startup()
965 uap->curregs[R4] = X1CLK; in pmz_convert_to_zs()
974 uap->curregs[R4] = X16CLK; in pmz_convert_to_zs()
979 uap->curregs[R4] = X32CLK; in pmz_convert_to_zs()
984 uap->curregs[R4] = X16CLK; in pmz_convert_to_zs()
A Dip22zilog.c181 write_zsreg(channel, R4, regs[R4]); in __load_zsregs()
804 up->curregs[R4] &= ~XCLK_MASK; in ip22zilog_convert_to_zs()
805 up->curregs[R4] |= X16CLK; in ip22zilog_convert_to_zs()
1137 up->curregs[R4] = PAR_EVEN | X16CLK | SB1; in ip22zilog_prepare()
A Dzs.h64 #define R4 4 macro
A Dip22zilog.h43 #define R4 4 macro
A Dsunzilog.h35 #define R4 4 macro
A Dpmac_zilog.h121 #define R4 4 macro
A Dzs.c271 write_zsreg(zport, R4, regs[4]); in load_zsregs()
/drivers/net/hamradio/
A Dz8530.h11 #define R4 4 macro
A Dscc.c802 wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */ in init_channel()
/drivers/net/wireless/intel/iwlegacy/
A D4965.c1567 u32 R4; in il4965_hw_get_temperature() local
1575 R4 = le32_to_cpu(il->card_alive_init.therm_r4[1]); in il4965_hw_get_temperature()
1581 R4 = le32_to_cpu(il->card_alive_init.therm_r4[0]); in il4965_hw_get_temperature()
1592 vt = sign_extend32(R4, 23); in il4965_hw_get_temperature()
/drivers/zorro/
A Dzorro.ids141 0b60 Combo 030 R4 [Accelerator]
142 0b70 Combo 030 R4 [Accelerator and SCSI Host Adapter]
/drivers/pinctrl/aspeed/
A Dpinctrl-aspeed-g5.c625 #define R4 77 macro
626 SIG_EXPR_LIST_DECL_SINGLE(R4, VGAVS, VGAVS, SIG_DESC_SET(SCU84, 13));
627 SIG_EXPR_LIST_DECL_SINGLE(R4, DASHR4, DASHR4, SIG_DESC_SET(SCU94, 8));
628 PIN_DECL_2(R4, GPIOJ5, VGAVS, DASHR4);
629 FUNC_GROUP_DECL(VGAVS, R4);
2084 ASPEED_PINCTRL_PIN(R4),

Completed in 35 milliseconds