Home
last modified time | relevance | path

Searched refs:RESET (Results 1 – 25 of 55) sorted by relevance

123

/drivers/reset/
A Dreset-rzg2l-usbphy-ctrl.c17 #define RESET 0x000 macro
54 val = readl(base + RESET); in rzg2l_usbphy_ctrl_assert()
58 writel(val, base + RESET); in rzg2l_usbphy_ctrl_assert()
73 val = readl(base + RESET); in rzg2l_usbphy_ctrl_deassert()
77 writel(val, base + RESET); in rzg2l_usbphy_ctrl_deassert()
91 return !!(readl(priv->base + RESET) & port_mask); in rzg2l_usbphy_ctrl_status()
156 val = readl(priv->base + RESET); in rzg2l_usbphy_ctrl_probe()
158 writel(val, priv->base + RESET); in rzg2l_usbphy_ctrl_probe()
/drivers/misc/altera-stapl/
A Daltera-jtag.c35 /* RESET */ { RESET, IDLE },
44 /* IRSELECT */ { RESET, IRCAPTURE },
307 } else if (state == RESET) in altera_goto_jstate()
354 tms = (wait_state == RESET) ? TMS_HIGH : TMS_LOW; in altera_wait_cycles()
598 case RESET: in altera_irscan()
697 case RESET: in altera_swap_ir()
801 case RESET: in altera_drscan()
892 case RESET: in altera_swap_dr()
A Daltera-jtag.h18 RESET = 0, enumerator
/drivers/media/i2c/
A Dov2640.c126 #define RESET 0xE0 /* Reset */ macro
382 { RESET, RESET_JPEG | RESET_DVP },
500 { RESET, RESET_DVP },
525 { RESET, 0x00}
601 { RESET, 0x00 },
611 { RESET, 0x00 },
619 { RESET, 0x00 },
627 { RESET, 0x00 },
A Dmt9m111.c430 return reg_write(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_enable()
438 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_reset()
440 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC); in mt9m111_reset()
442 ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE in mt9m111_reset()
917 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_suspend()
919 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC | in mt9m111_suspend()
923 ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_suspend()
/drivers/iio/chemical/
A Dsps30.c35 RESET, enumerator
72 if (state->state == RESET) { in sps30_do_meas()
98 state->state = RESET; in sps30_do_reset()
/drivers/net/wireless/ath/ath9k/
A Dlink.c49 ath_dbg(ath9k_hw_common(sc->sc_ah), RESET, in ath_tx_complete_check()
78 ath_dbg(common, RESET, in ath_hw_rx_inactive_check()
112 ath_dbg(common, RESET, in ath_hw_check()
134 ath_dbg(common, RESET, "PLL WAR, resetting the chip\n"); in ath_hw_pll_rx_hang_check()
A Dar9003_phy.c2054 ath_dbg(common, RESET, "Disabled BB Watchdog\n"); in ar9003_hw_bb_watchdog_config()
2090 ath_dbg(common, RESET, "Enabled BB Watchdog timeout (%u ms)\n", in ar9003_hw_bb_watchdog_config()
2119 ath_dbg(common, RESET, in ar9003_hw_bb_watchdog_dbg_info()
2121 ath_dbg(common, RESET, in ar9003_hw_bb_watchdog_dbg_info()
2133 ath_dbg(common, RESET, "** BB WD cntl: cntl1=0x%08x cntl2=0x%08x **\n", in ar9003_hw_bb_watchdog_dbg_info()
2136 ath_dbg(common, RESET, "** BB mode: BB_gen_controls=0x%08x **\n", in ar9003_hw_bb_watchdog_dbg_info()
2141 ath_dbg(common, RESET, in ar9003_hw_bb_watchdog_dbg_info()
2145 ath_dbg(common, RESET, "==== BB update: done ====\n\n"); in ar9003_hw_bb_watchdog_dbg_info()
A Dhw.c446 ath_dbg(common, RESET, "serialize_regmode is %d\n", in ath9k_hw_init_config()
1058 ath_dbg(ath9k_hw_common(ah), RESET, "ah->misc_mode 0x%x\n", in ath9k_hw_init_global_settings()
1334 ath_dbg(ath9k_hw_common(ah), RESET, in ath9k_hw_ar9330_reset_war()
1431 ath_dbg(ath9k_hw_common(ah), RESET, "RTC stuck in MAC reset\n"); in ath9k_hw_set_reset()
1475 ath_dbg(ath9k_hw_common(ah), RESET, "RTC not waking up\n"); in ath9k_hw_set_reset_power_on()
1757 ath_dbg(common, RESET, "CFG Byte Swap Set 0x%x\n", in ath9k_hw_init_desc()
1762 ath_dbg(common, RESET, "Setting CFG 0x%x\n", in ath9k_hw_init_desc()
1830 ath_dbg(common, RESET, "FastChannelChange for %d -> %d\n", in ath9k_hw_do_fastcc()
2236 ath_dbg(common, RESET, "%s -> %s\n", in ath9k_hw_setpower()
3039 ath_dbg(ath9k_hw_common(ah), RESET, in ath9k_hw_reset_tsf()
/drivers/input/keyboard/
A Dqt1070.c39 #define RESET 0x39 macro
185 qt1070_write(client, RESET, 1); in qt1070_probe()
/drivers/media/dvb-frontends/
A Dzl10353_priv.h45 RESET = 0x55, enumerator
A Dmt352_priv.h66 RESET = 0x50, enumerator
A Dbcm3510.c256 if (ap.APSTAT1_a2.RESET || ap.APSTAT1_a2.IDLE || ap.APSTAT1_a2.STOP || hab.HABSTAT_a8.HABR) {
686 bcm3510_readB(st,0xa0,&v); v.HCTL1_a0.RESET = 1; in bcm3510_reset()
696 if (v.APSTAT1_a2.RESET) in bcm3510_reset()
720 if (!v.APSTAT1_a2.RESET) in bcm3510_clear_reset()
A Dmt312_priv.h35 RESET = 21, enumerator
A Dbcm3510_priv.h40 u8 RESET :1; member
62 u8 RESET :1; member
/drivers/gpu/drm/hisilicon/kirin/
A Ddw_dsi_reg.h18 #define RESET 0 macro
/drivers/gpu/drm/radeon/
A Drv740d.h56 #define RESET (1 << 30) macro
/drivers/firmware/arm_scmi/
A Dreset.c21 RESET = 0x4, enumerator
191 ret = ph->xops->xfer_get_init(ph, RESET, sizeof(*dom), 0, &t); in scmi_domain_reset()
/drivers/scsi/
A DFlashPoint.c489 #define RESET BIT(7) macro
1744 (FIFO | TIMEOUT | RESET | SCAM_SEL)); in FlashPoint_HandleInterrupt()
2003 (BUS_FREE | RESET))) { in FPT_SccbMgr_bad_isr()
2009 else if (p_int & RESET) { in FPT_SccbMgr_bad_isr()
2722 (PHASE | RESET)) in FPT_sres()
3827 if (RDW_HARPOON((port + hp_intstat)) & RESET) { in FPT_schkdd()
3854 (BUS_FREE | ICMD_COMP | ITAR_DISC | RESET))) { in FPT_schkdd()
6096 (RESET | TIMEOUT | SEL | BUS_FREE | AUTO_INT)); in FPT_scsell()
6105 (RESET | PROG_HLT | TIMEOUT | AUTO_INT))) { in FPT_scsell()
6108 if (RDW_HARPOON((p_port + hp_intstat)) & RESET) in FPT_scsell()
[all …]
/drivers/gpu/drm/bridge/synopsys/
A Ddw-mipi-dsi.c41 #define RESET 0 macro
633 dsi_write(dsi, DSI_PWR_UP, RESET); in dw_mipi_dsi_set_mode()
652 dsi_write(dsi, DSI_PWR_UP, RESET); in dw_mipi_dsi_disable()
683 dsi_write(dsi, DSI_PWR_UP, RESET); in dw_mipi_dsi_init()
A Ddw-mipi-dsi2.c30 #define RESET 0 macro
764 regmap_write(dsi2->regmap, DSI2_PWR_UP, RESET); in dw_mipi_dsi2_bridge_post_atomic_disable()
799 regmap_write(dsi2->regmap, DSI2_PWR_UP, RESET); in dw_mipi_dsi2_mode_set()
/drivers/net/ethernet/sis/
A Dsis900.h46 RESET = 0x00000100, SWI = 0x00000080, RxRESET = 0x00000020, enumerator
/drivers/ufs/host/
A Dufshcd-pci.c310 if (INTEL_DSM_SUPPORTED(host, RESET)) { in ufs_intel_device_reset()
352 if (INTEL_DSM_SUPPORTED(host, RESET)) { in ufs_intel_common_init()
/drivers/hwmon/
A Dpowr1220.c46 RESET, enumerator
/drivers/net/ethernet/amd/xgbe/
A Dxgbe-phy-v1.c115 XSIR0_IOWRITE_BITS(pdata, SIR0_KR_RT_1, RESET, 1); in xgbe_phy_kr_training_pre()
120 XSIR0_IOWRITE_BITS(pdata, SIR0_KR_RT_1, RESET, 0); in xgbe_phy_kr_training_post()

Completed in 82 milliseconds

123