Searched refs:RING_HWSTAM (Results 1 – 9 of 9) sorted by relevance
| /drivers/gpu/drm/i915/gvt/ |
| A D | mmio_context.c | 84 {BCS0, RING_HWSTAM(BLT_RING_BASE), 0x0, false}, /* 0x22098 */
138 {BCS0, RING_HWSTAM(BLT_RING_BASE), 0x0, false}, /* 0x22098 */
|
| A D | handlers.c | 2215 MMIO_RING_DFH(RING_HWSTAM, D_ALL, 0, NULL, NULL); in init_generic_mmio_info()
|
| /drivers/gpu/drm/xe/regs/ |
| A D | xe_engine_regs.h | 78 #define RING_HWSTAM(base) XE_REG((base) + 0x98) macro
|
| /drivers/gpu/drm/i915/gt/ |
| A D | intel_engine_regs.h | 72 #define RING_HWSTAM(base) _MMIO((base) + 0x98) macro
|
| A D | intel_engine_cs.c | 380 ENGINE_WRITE(engine, RING_HWSTAM, mask); in intel_engine_set_hwsp_writemask()
382 ENGINE_WRITE16(engine, RING_HWSTAM, mask); in intel_engine_set_hwsp_writemask()
|
| /drivers/gpu/drm/xe/ |
| A D | xe_hw_engine.c | 337 xe_hw_engine_mmio_write32(hwe, RING_HWSTAM(0), ~0x0); in xe_hw_engine_enable_ring()
|
| A D | xe_wa.c | 458 XE_RTP_ACTIONS(SET(RING_HWSTAM(RENDER_RING_BASE), ~0))
|
| A D | xe_guc_capture.c | 111 { RING_HWSTAM(0), REG_32BIT, 0, 0, 0, "HWSTAM"}, \
|
| /drivers/gpu/drm/i915/ |
| A D | intel_gvt_mmio_table.c | 71 MMIO_RING_D(RING_HWSTAM); in iterate_generic_mmio()
|
Completed in 27 milliseconds