Searched refs:RING_START (Results 1 – 14 of 14) sorted by relevance
| /drivers/gpu/drm/i915/gt/ |
| A D | intel_ring_submission.c | 225 ENGINE_WRITE_FW(engine, RING_START, i915_ggtt_offset(ring->vma)); in xcs_resume()
298 ENGINE_READ(engine, RING_START), in xcs_resume()
367 ENGINE_READ_FW(engine, RING_START)); in reset_prepare()
382 ENGINE_READ_FW(engine, RING_START)); in reset_prepare()
|
| A D | intel_engine_regs.h | 19 #define RING_START(base) _MMIO((base) + 0x38) macro
|
| A D | selftest_lrc.c | 305 i915_mmio_reg_offset(RING_START(engine->mmio_base)), in live_lrc_fixed()
445 *cs++ = i915_mmio_reg_offset(RING_START(engine->mmio_base)); in __live_lrc_state()
1597 *cs++ = i915_mmio_reg_offset(RING_START(0)); in emit_wabb_ctx_canary()
|
| A D | intel_gt.c | 149 intel_uncore_write(uncore, RING_START(base), 0); in init_unused_ring()
|
| A D | intel_engine_cs.c | 2092 ENGINE_READ(engine, RING_START)); in intel_engine_print_registers()
|
| A D | intel_execlists_submission.c | 1967 ENGINE_READ(engine, RING_START), in process_csb()
|
| /drivers/gpu/drm/xe/regs/ |
| A D | xe_engine_regs.h | 56 #define RING_START(base) XE_REG((base) + 0x38) macro
|
| /drivers/gpu/drm/i915/ |
| A D | i915_request.c | 2239 u32 ring = ENGINE_READ(engine, RING_START); in engine_match_ring()
|
| A D | intel_gvt_mmio_table.c | 95 MMIO_RING_D(RING_START); in iterate_generic_mmio()
|
| A D | i915_gpu_error.c | 1279 ee->start = ENGINE_READ(engine, RING_START); in engine_record_registers()
|
| /drivers/gpu/drm/i915/gt/uc/ |
| A D | intel_guc_capture.c | 67 { RING_START(0), 0, 0, "START" }, \
|
| /drivers/gpu/drm/xe/ |
| A D | xe_guc_capture.c | 129 { RING_START(0), REG_64BIT_LOW_DW, 0, 0, 0, NULL}, \
|
| /drivers/gpu/drm/i915/gvt/ |
| A D | scheduler.c | 653 vgpu_vreg_t(workload->vgpu, RING_START(workload->engine->mmio_base)) = in update_vreg_in_ctx()
|
| A D | handlers.c | 2246 MMIO_RING_GM(RING_START, D_ALL, NULL, NULL); in init_generic_mmio_info()
|
Completed in 48 milliseconds