Home
last modified time | relevance | path

Searched refs:RING_TAIL (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/i915/gt/
A Dintel_ring_submission.c179 ENGINE_WRITE_FW(engine, RING_HEAD, ENGINE_READ_FW(engine, RING_TAIL)); in stop_ring()
188 ENGINE_WRITE_FW(engine, RING_TAIL, 0); in stop_ring()
253 ENGINE_WRITE_FW(engine, RING_TAIL, ring->head); in xcs_resume()
254 if (ENGINE_READ_FW(engine, RING_HEAD) != ENGINE_READ_FW(engine, RING_TAIL)) { in xcs_resume()
257 ENGINE_READ_FW(engine, RING_TAIL), in xcs_resume()
282 ENGINE_WRITE_FW(engine, RING_TAIL, ring->tail); in xcs_resume()
283 ENGINE_POSTING_READ(engine, RING_TAIL); in xcs_resume()
297 ENGINE_READ(engine, RING_TAIL), ring->tail, in xcs_resume()
366 ENGINE_READ_FW(engine, RING_TAIL), in reset_prepare()
381 ENGINE_READ_FW(engine, RING_TAIL), in reset_prepare()
[all …]
A Dintel_gt.c148 intel_uncore_write(uncore, RING_TAIL(base), 0); in init_unused_ring()
441 RING_TAIL(RENDER_RING_BASE)); in intel_gt_flush_ggtt_writes()
A Dintel_engine_regs.h12 #define RING_TAIL(base) _MMIO((base) + 0x30) macro
A Dintel_engine_cs.c1678 ENGINE_READ_FW(engine, RING_TAIL) & TAIL_ADDR); in intel_engine_stop_cs()
1686 (ENGINE_READ_FW(engine, RING_TAIL) & TAIL_ADDR)) in intel_engine_stop_cs()
1853 (ENGINE_READ(engine, RING_TAIL) & TAIL_ADDR)) in ring_is_idle()
2096 ENGINE_READ(engine, RING_TAIL) & TAIL_ADDR); in intel_engine_print_registers()
A Dselftest_lrc.c320 i915_mmio_reg_offset(RING_TAIL(engine->mmio_base)), in live_lrc_fixed()
452 *cs++ = i915_mmio_reg_offset(RING_TAIL(engine->mmio_base)); in __live_lrc_state()
A Dintel_execlists_submission.c1969 ENGINE_READ(engine, RING_TAIL) & TAIL_ADDR, in process_csb()
/drivers/gpu/drm/xe/regs/
A Dxe_engine_regs.h50 #define RING_TAIL(base) XE_REG((base) + 0x30) macro
/drivers/gpu/drm/i915/
A Di915_pmu.c396 tail = ENGINE_READ_FW(engine, RING_TAIL); in gen2_engine_sample()
A Dintel_gvt_mmio_table.c91 MMIO_RING_D(RING_TAIL); in iterate_generic_mmio()
A Di915_gpu_error.c1281 ee->tail = ENGINE_READ(engine, RING_TAIL); in engine_record_registers()
/drivers/gpu/drm/i915/gt/uc/
A Dintel_guc_capture.c69 { RING_TAIL(0), 0, 0, "TAIL" }, \
/drivers/gpu/drm/xe/
A Dxe_guc_capture.c114 { RING_TAIL(0), REG_32BIT, 0, 0, 0, "RING_TAIL"}, \
/drivers/gpu/drm/i915/gvt/
A Dscheduler.c972 vgpu_vreg_t(vgpu, RING_TAIL(ring_base)) = tail; in update_guest_context()
A Dhandlers.c2242 MMIO_RING_DFH(RING_TAIL, D_ALL, 0, NULL, NULL); in init_generic_mmio_info()

Completed in 62 milliseconds