Home
last modified time | relevance | path

Searched refs:RTC (Results 1 – 25 of 32) sorted by relevance

12

/drivers/rtc/
A DKconfig115 If there is no RTC for the system clock, then the first RTC(rtc0)
151 RTC test driver. It's a software RTC which can be
654 RTC clock and FRAM. This driver provides only RTC functionality.
863 Epson RTC-9701JE SPI RTC chip.
899 RTC chip.
972 RTC chips.
1572 RTC" driver.
1616 This RTC driver uses PXA RTC registers available since pxa27x
1817 RTC module.
1865 RTC module.
[all …]
A Drtc-cmos.c977 #warning Assuming 128 bytes of RTC+NVRAM address space, not 64 bytes. in cmos_do_probe()
/drivers/virtio/
A DKconfig192 tristate "Virtio RTC driver"
196 This driver provides current time from a Virtio RTC device. The driver
197 provides the time through one or more clocks. The Virtio RTC PTP
198 clocks and/or the Real Time Clock driver for Virtio RTC must be
215 bool "Virtio RTC PTP clocks"
219 This exposes any Virtio RTC clocks as PTP Hardware Clocks (PHCs) to
226 bool "Virtio RTC cross-timestamping using Arm Generic Timer"
231 It only has an effect if the Virtio RTC device also supports this. The
242 bool "Real Time Clock driver for Virtio RTC"
246 This exposes the Virtio RTC UTC-like clock as a Linux Real Time Clock.
[all …]
/drivers/firmware/arm_scmi/vendors/imx/
A Dimx95.rst551 contains persistent storage (GPR), an RTC, and the ON/OFF button. The protocol
559 - Read/write the RTC time in seconds and ticks
561 - Get notifications on RTC update, alarm, or rollover.
564 For most SoC, there is one on-chip RTC (e.g. in BBNSM) and this is RTC ID 0.
565 Board code can add additional GPR and RTC.
567 GPR are not aggregated. The RTC time is also not aggregated. Setting these
569 each. However, RTC alarms are maintained for each LM and the hardware is
571 be given access rights to set an RTC alarm.
692 |uint32 index |Index of RTC |
701 |uint32 attributes |Bit[31:24] Bit width of RTC seconds. |
[all …]
A DKconfig9 This enables i.MX System BBM control logic which supports RTC
/drivers/soc/sophgo/
A DKconfig10 tristate "Sophgo CV1800 RTC MFD"
13 If you say yes here you get support the RTC MFD driver for Sophgo
14 CV1800 series SoC. The RTC module comprises a 32kHz oscillator,
/drivers/cpuidle/
A Dcpuidle-ux500.c112 prcmu_enable_wakeups(PRCMU_WAKEUP(ARM) | PRCMU_WAKEUP(RTC) | in dbx500_cpuidle_probe()
/drivers/mfd/
A DKconfig114 controllers, 11 LDOs, RTC, automatic battery, temperature and
204 components like codecs or RTC under the corresponding menus.
841 select individual components like voltage regulators, RTC and
927 RTC, regulators, clock generator, watchdog etc. This driver
956 MAX77802 which are Power Management IC with an RTC on chip.
1320 like GPIO, interrupts, RTC, LDO and DCDC regulators, onkey.
1340 including interrupts, RTC, LDO & DCDC regulators, and onkey.
1630 TI LP8788 PMU supports regulators, battery charger, RTC,
1901 boards, providing power management, RTC, GPIO, keypad, a
2116 subsystem with watchdog and RTC functionality for embedded
[all …]
A Dlp8788.c110 MFD_DEV_WITH_RESOURCE(RTC, rtc_irqs, ARRAY_SIZE(rtc_irqs)),
A Ddb8500-prcmu.c307 IRQ_ENTRY(RTC),
335 WAKEUP_ENTRY(RTC),
/drivers/clk/sunxi-ng/
A DKconfig82 tristate "Support for the Allwinner H616/R329 RTC CCU"
/drivers/platform/cznic/
A DKconfig53 bool "Turris Omnia MCU system off and RTC wakeup"
/drivers/net/ethernet/renesas/
A Dravb.h85 RTC = 0x00B4, /* R-Car Gen3 and RZ/G2L only */ enumerator
/drivers/clk/nxp/
A Dclk-lpc32xx.c201 LPC32XX_CLK_DEFINE(RTC, "rtc", 0x0, LPC32XX_CLK_XTAL_32K),
1222 LPC32XX_DEFINE_FIXED(RTC, 32768),
/drivers/acpi/
A DKconfig254 Time Clock (RTC). Its wake timers allow the system to transition from
256 elapses. In comparison with the RTC Alarm, the TAD provides a larger
/drivers/clocksource/
A DKconfig316 This enables 2 different 64-bit timers: RTC (for UP) and GFRC (for SMP).
317 RTC is implemented inside the core, while GFRC sits outside the core in
/drivers/macintosh/
A DKconfig68 RAM and the RTC (real time clock) chip. Say Y to enable support for
/drivers/power/reset/
A DKconfig195 controlling a tiny circuit BBPU inside MT6323 RTC.
/drivers/media/dvb-frontends/
A Dstv0900_sw.c472 stv0900_write_reg(intp, RTC, 0x80); in stv0900_check_timing_lock()
492 stv0900_write_reg(intp, RTC, 0x88); in stv0900_check_timing_lock()
A Dstv090x.c1524 if (STV090x_WRITE_DEMOD(state, RTC, 0x88) < 0) in stv090x_start_search()
2083 if (STV090x_WRITE_DEMOD(state, RTC, 0x80) < 0) in stv090x_chk_tmg()
2113 if (STV090x_WRITE_DEMOD(state, RTC, 0x88) < 0) /* DVB-S1 timing */ in stv090x_chk_tmg()
A Dstv0900_core.c1034 stv0900_write_reg(intp, RTC, 0x88); in stv0900_start_search()
/drivers/zorro/
A Dzorro.ids345 2000 A1200 T68030 RTC [Accelerator]
/drivers/clk/stm32/
A Dclk-stm32mp1.c2063 COMPOSITE(RTC, "ck_rtc", rtc_src, CLK_OPS_PARENT_ENABLE,
2127 RTC,
/drivers/char/
A DKconfig388 tristate "UV_MMTIMER Memory mapped RTC for SGI UV"
/drivers/nvmem/
A DKconfig49 and RTC-related settings on a SPMI-attached PMIC present on Apple

Completed in 111 milliseconds

12