Home
last modified time | relevance | path

Searched refs:RTW89_DBG_TXPWR (Results 1 – 8 of 8) sorted by relevance

/drivers/net/wireless/realtek/rtw89/
A Ddebug.h16 RTW89_DBG_TXPWR = BIT(5), enumerator
A Drtw8852a.c1417 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8852a_bb_cal_txpwr_ref()
1433 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[ULTB] Err pwr_offset=%d\n", in rtw8852a_set_txpwr_ul_tb_offset()
1445 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[ULTB] Set TB pwr_offset=(%d, %d)\n", in rtw8852a_set_txpwr_ul_tb_offset()
1461 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set txpwr reference\n"); in rtw8852a_set_txpwr_ref()
1466 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb ofdm txpwr ref\n"); in rtw8852a_set_txpwr_ref()
1473 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb cck txpwr ref\n"); in rtw8852a_set_txpwr_ref()
1896 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, \ in rtw8852a_btc_set_wl_txpwr_ctrl()
1900 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, \ in rtw8852a_btc_set_wl_txpwr_ctrl()
1906 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, \ in rtw8852a_btc_set_wl_txpwr_ctrl()
A Dphy_be.c525 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_byrate_be()
546 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_offset_be()
831 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_limit_be()
971 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_limit_ru_be()
A Drtw8852c.c1918 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8852c_bb_cal_txpwr_ref()
1943 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[ULTB] val_1tx=0x%x\n", val_1t); in rtw8852c_set_txpwr_ul_tb_offset()
1944 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[ULTB] val_2tx=0x%x\n", val_2t); in rtw8852c_set_txpwr_ul_tb_offset()
1973 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set txpwr reference\n"); in rtw8852c_set_txpwr_ref()
1981 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb ofdm txpwr ref\n"); in rtw8852c_set_txpwr_ref()
1987 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb cck txpwr ref\n"); in rtw8852c_set_txpwr_ref()
2035 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8852c_bb_set_tx_shape_dfir()
A Drtw8852b_common.c1227 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8852bx_bb_cal_txpwr_ref()
1250 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set txpwr reference\n"); in rtw8852bx_set_txpwr_ref()
1258 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb ofdm txpwr ref\n"); in rtw8852bx_set_txpwr_ref()
1264 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb cck txpwr ref\n"); in rtw8852bx_set_txpwr_ref()
1310 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8852bx_bb_set_tx_shape_dfir()
A Drtw8851b.c1779 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8851b_bb_cal_txpwr_ref()
1800 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set txpwr reference\n"); in rtw8851b_set_txpwr_ref()
1805 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb ofdm txpwr ref\n"); in rtw8851b_set_txpwr_ref()
1812 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set bb cck txpwr ref\n"); in rtw8851b_set_txpwr_ref()
1859 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw8851b_bb_set_tx_shape_dfir()
A Dphy.c1880 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_ant_gain_domain_to_regd()
1915 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_ant_gain_init()
1921 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_ant_gain_init()
1980 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_ant_gain_get_subband()
2032 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_ant_gain_query()
2769 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_byrate_ax()
2820 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set txpwr offset\n"); in rtw89_phy_set_txpwr_offset_ax()
2848 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_limit_ax()
2883 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, in rtw89_phy_set_txpwr_limit_ru_ax()
A Drtw8922a.c2153 rtw89_debug(rtwdev, RTW89_DBG_TXPWR, "[TXPWR] set txpwr reference\n"); in rtw8922a_set_txpwr_ref()

Completed in 68 milliseconds