Searched refs:RVU_PF_VFPF_MBOX_INT_ENA_W1CX (Results 1 – 5 of 5) sorted by relevance
| /drivers/net/ethernet/marvell/octeontx2/nic/ |
| A D | otx2_reg.h | 25 #define RVU_PF_VFPF_MBOX_INT_ENA_W1CX(a) (0x8E0 | (a) << 3) macro
|
| A D | otx2_pf.c | 711 otx2_write64(pf, RVU_PF_VFPF_MBOX_INT_ENA_W1CX(0), ~0ull); in otx2_disable_pfvf_mbox_intr()
712 otx2_write64(pf, RVU_PF_VFPF_MBOX_INT_ENA_W1CX(1), ~0ull); in otx2_disable_pfvf_mbox_intr()
|
| /drivers/crypto/marvell/octeontx2/ |
| A D | otx2_cptpf_main.c | 53 RVU_PF_VFPF_MBOX_INT_ENA_W1CX(0), ~0ULL); in cptpf_disable_vfpf_mbox_intr()
55 RVU_PF_VFPF_MBOX_INT_ENA_W1CX(1), ~0ULL); in cptpf_disable_vfpf_mbox_intr()
|
| /drivers/net/ethernet/marvell/octeontx2/af/ |
| A D | rvu_reg.h | 91 #define RVU_PF_VFPF_MBOX_INT_ENA_W1CX(a) (0x8E0 | (a) << 3) macro
|
| A D | rvu.c | 3267 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INT_ENA_W1CX(0), INTR_MASK(vfs)); in rvu_disable_afvf_intr()
3273 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INT_ENA_W1CX(1), in rvu_disable_afvf_intr()
|
Completed in 21 milliseconds