Home
last modified time | relevance | path

Searched refs:SOC24_DPG_MODE_OFFSET (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Dvcn_v5_0_0.c511 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
514 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
517 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
519 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
523 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
526 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
529 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
531 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
536 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
733 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_start_dpg_mode()
[all …]
A Dvcn_v5_0_1.c488 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
492 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
496 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
500 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
502 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
506 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
509 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
512 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
514 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
519 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
[all …]
A Damdgpu_vcn.h162 #define SOC24_DPG_MODE_OFFSET(ip, inst_idx, reg) \ macro

Completed in 14 milliseconds