Home
last modified time | relevance | path

Searched refs:STOP_RING (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/i915/gt/
A Dintel_lrc.c917 regs[x + 1] &= ~STOP_RING; in __reset_stop_ring()
918 regs[x + 1] |= STOP_RING << 16; in __reset_stop_ring()
1609 if (x != -1 && regs[x + 1] & (regs[x + 1] >> 16) & STOP_RING) { in lrc_check_regs()
1612 regs[x + 1] &= ~STOP_RING; in lrc_check_regs()
1613 regs[x + 1] |= STOP_RING << 16; in lrc_check_regs()
A Dintel_engine_regs.h78 #define STOP_RING REG_BIT(8) macro
A Dintel_engine_cs.c1633 intel_uncore_write_fw(uncore, mode, _MASKED_BIT_ENABLE(STOP_RING)); in __intel_engine_stop_cs()
1697 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in intel_engine_cancel_stop_cs()
A Dintel_ring_submission.c276 RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in xcs_resume()
A Dintel_execlists_submission.c2936 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in enable_execlists()
/drivers/gpu/drm/xe/regs/
A Dxe_engine_regs.h158 #define STOP_RING REG_BIT(8) macro
/drivers/gpu/drm/xe/
A Dxe_lrc.c661 regs[x + 1] &= ~STOP_RING; in reset_stop_ring()
662 regs[x + 1] |= STOP_RING << 16; in reset_stop_ring()
A Dxe_hw_engine.c345 _MASKED_BIT_DISABLE(STOP_RING)); in xe_hw_engine_enable_ring()
/drivers/gpu/drm/i915/gt/uc/
A Dintel_guc_submission.c4421 ENGINE_WRITE_FW(engine, RING_MI_MODE, _MASKED_BIT_DISABLE(STOP_RING)); in start_engine()

Completed in 41 milliseconds