Home
last modified time | relevance | path

Searched refs:THERM_INTL_MASK (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/radeon/
A Dtrinityd.h214 # define THERM_INTL_MASK (1 << 25) macro
A Dcikd.h306 #define THERM_INTL_MASK (1 << 25) macro
A Dkv_dpm.c1020 thermal_int |= THERM_INTH_MASK | THERM_INTL_MASK; in kv_enable_thermal_int()
1022 thermal_int &= ~(THERM_INTH_MASK | THERM_INTL_MASK); in kv_enable_thermal_int()
/drivers/gpu/drm/amd/pm/swsmu/smu14/
A Dsmu_v14_0.c880 val = REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_INTL_MASK, 1); in smu_v14_0_set_irq_state()
907 val = REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_INTL_MASK, 0); in smu_v14_0_set_irq_state()
/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dsmu_v11_0.c1344 val = REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_INTL_MASK, 1); in smu_v11_0_set_irq_state()
1366 val = REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_INTL_MASK, 0); in smu_v11_0_set_irq_state()
/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0.c1202 val = REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_INTL_MASK, 1); in smu_v13_0_set_irq_state()
1224 val = REG_SET_FIELD(val, THM_THERMAL_INT_CTRL, THERM_INTL_MASK, 0); in smu_v13_0_set_irq_state()

Completed in 31 milliseconds