Home
last modified time | relevance | path

Searched refs:TILE_SPLIT (Results 1 – 15 of 15) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Dgfx_v6_0.c453 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
543 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
554 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
562 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
800 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
808 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
883 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
973 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
984 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
992 TILE_SPLIT(split_equal_to_row_size); in gfx_v6_0_tiling_mode_table_init()
[all …]
A Dgfx_v8_0.c2080 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in gfx_v8_0_tiling_mode_table_init()
2096 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2100 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2104 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2252 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in gfx_v8_0_tiling_mode_table_init()
2268 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2272 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2276 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2280 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_2KB) | in gfx_v8_0_tiling_mode_table_init()
2441 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in gfx_v8_0_tiling_mode_table_init()
[all …]
A Dgfx_v7_0.c1027 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in gfx_v7_0_tiling_mode_table_init()
1044 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
1051 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
1194 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in gfx_v7_0_tiling_mode_table_init()
1211 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
1215 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
1219 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
1223 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
1380 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in gfx_v7_0_tiling_mode_table_init()
1397 TILE_SPLIT(split_equal_to_row_size)); in gfx_v7_0_tiling_mode_table_init()
[all …]
A Dcikd.h197 # define TILE_SPLIT(x) ((x) << 11) macro
A Damdgpu_object.c1122 AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT) > 6) in amdgpu_bo_set_tiling_flags()
A Ddce_v8_0.c1931 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT); in dce_v8_0_crtc_do_set_base()
A Ddce_v6_0.c2019 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT); in dce_v6_0_crtc_do_set_base()
A Ddce_v10_0.c1992 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT); in dce_v10_0_crtc_do_set_base()
A Ddce_v11_0.c2042 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT); in dce_v11_0_crtc_do_set_base()
/drivers/gpu/drm/radeon/
A Dsi.c2499 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in si_tiling_mode_table_init()
2535 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in si_tiling_mode_table_init()
2544 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
2553 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
2562 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
2571 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B) | in si_tiling_mode_table_init()
2652 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
2759 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
2768 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
2777 TILE_SPLIT(split_equal_to_row_size) | in si_tiling_mode_table_init()
[all …]
A Dcik.c2360 TILE_SPLIT(ADDR_SURF_TILE_SPLIT_64B)); in cik_tiling_mode_table_init()
2376 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2387 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2519 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2530 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2663 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2674 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2743 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2754 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
2887 TILE_SPLIT(split_equal_to_row_size)); in cik_tiling_mode_table_init()
[all …]
A Dsid.h1198 # define TILE_SPLIT(x) ((x) << 11) macro
A Dcikd.h1240 # define TILE_SPLIT(x) ((x) << 11) macro
/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_plane.c190 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT); in amdgpu_dm_plane_fill_gfx8_tiling_info_from_flags()
/drivers/gpu/drm/amd/include/
A Dnavi10_enum.h1730 typedef enum TILE_SPLIT { enum
1738 } TILE_SPLIT; typedef

Completed in 194 milliseconds