Home
last modified time | relevance | path

Searched refs:VGA_RENDER_CONTROL (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/radeon/
A Davivod.h59 #define VGA_RENDER_CONTROL 0x0300 macro
A Devergreen.c2670 save->vga_render_control = RREG32(VGA_RENDER_CONTROL); in evergreen_mc_stop()
2674 WREG32(VGA_RENDER_CONTROL, 0); in evergreen_mc_stop()
2845 WREG32(VGA_RENDER_CONTROL, save->vga_render_control); in evergreen_mc_resume()
/drivers/gpu/drm/amd/amdgpu/
A Dgmc_v7_0.c289 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in gmc_v7_0_mc_program()
A Dgmc_v8_0.c464 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in gmc_v8_0_mc_program()
A Ddce_v8_0.c410 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); in dce_v8_0_set_vga_render_state()
412 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in dce_v8_0_set_vga_render_state()
A Dgmc_v9_0.c2189 WREG32_FIELD15(DCE, 0, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in gmc_v9_0_hw_init()
A Ddce_v10_0.c459 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); in dce_v10_0_set_vga_render_state()
461 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in dce_v10_0_set_vga_render_state()
A Ddce_v11_0.c481 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); in dce_v11_0_set_vga_render_state()
483 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in dce_v11_0_set_vga_render_state()

Completed in 38 milliseconds