| /drivers/gpu/drm/amd/amdgpu/ |
| A D | gfxhub_v1_0.c | 191 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v1_0_init_cache_regs()
192 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gfxhub_v1_0_init_cache_regs()
|
| A D | gfxhub_v2_1.c | 554 adev->gmc.VM_L2_CNTL2 = RREG32_SOC15(GC, 0, mmGCVM_L2_CNTL2); in gfxhub_v2_1_save_regs()
589 WREG32_SOC15(GC, 0, mmGCVM_L2_CNTL2, adev->gmc.VM_L2_CNTL2); in gfxhub_v2_1_restore_regs()
|
| A D | gfxhub_v1_2.c | 242 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v1_2_xcc_init_cache_regs()
243 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gfxhub_v1_2_xcc_init_cache_regs()
|
| A D | mmhub_v1_0.c | 177 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_0_init_cache_regs()
178 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in mmhub_v1_0_init_cache_regs()
|
| A D | mmhub_v1_8.c | 292 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, in mmhub_v1_8_init_cache_regs()
294 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in mmhub_v1_8_init_cache_regs()
|
| A D | amdgpu_gmc.h | 325 u64 VM_L2_CNTL2; member
|
| A D | gmc_v7_0.c | 641 tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v7_0_gart_enable()
642 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gmc_v7_0_gart_enable()
|
| A D | mmhub_v1_7.c | 219 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_7_init_cache_regs()
220 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in mmhub_v1_7_init_cache_regs()
|
| A D | gmc_v8_0.c | 857 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v8_0_gart_enable()
858 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gmc_v8_0_gart_enable()
|
| /drivers/gpu/drm/radeon/ |
| A D | rv770.c | 910 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_enable()
956 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_disable()
987 WREG32(VM_L2_CNTL2, 0); in rv770_agp_enable()
|
| A D | rv770d.h | 647 #define VM_L2_CNTL2 0x1404 macro
|
| A D | ni.c | 1274 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cayman_pcie_gart_enable()
1353 WREG32(VM_L2_CNTL2, 0); in cayman_pcie_gart_disable()
|
| A D | nid.h | 117 #define VM_L2_CNTL2 0x1404 macro
|
| A D | sid.h | 378 #define VM_L2_CNTL2 0x1404 macro
|
| A D | cikd.h | 496 #define VM_L2_CNTL2 0x1404 macro
|
| A D | evergreen.c | 2416 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_enable()
2469 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_disable()
2499 WREG32(VM_L2_CNTL2, 0); in evergreen_agp_enable()
|
| A D | evergreend.h | 1155 #define VM_L2_CNTL2 0x1404 macro
|
| A D | r600d.h | 592 #define VM_L2_CNTL2 0x1404 macro
|
| A D | r600.c | 1145 WREG32(VM_L2_CNTL2, 0); in r600_pcie_gart_enable()
1237 WREG32(VM_L2_CNTL2, 0); in r600_agp_enable()
|
| A D | si.c | 4291 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in si_pcie_gart_enable()
4377 WREG32(VM_L2_CNTL2, 0); in si_pcie_gart_disable()
|
| A D | cik.c | 5445 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cik_pcie_gart_enable()
5562 WREG32(VM_L2_CNTL2, 0); in cik_pcie_gart_disable()
|