Home
last modified time | relevance | path

Searched refs:VREG_STATE (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/
A Dclk-twl.c14 #define VREG_STATE 2 macro
83 return twlclk_write(cinfo, TWL_MODULE_PM_RECEIVER, VREG_STATE, in twl6032_clks_prepare()
88 return twlclk_write(cinfo, TWL_MODULE_PM_RECEIVER, VREG_STATE, in twl6032_clks_prepare()
98 ret = twlclk_write(cinfo, TWL_MODULE_PM_RECEIVER, VREG_STATE, in twl6032_clks_unprepare()
102 ret = twlclk_write(cinfo, TWL_MODULE_PM_RECEIVER, VREG_STATE, in twl6032_clks_unprepare()
/drivers/regulator/
A Dtwl6030-regulator.c50 #define VREG_STATE 2 macro
131 val = twlreg_read(info, TWL_MODULE_PM_RECEIVER, VREG_STATE); in twl6030reg_is_enabled()
134 val = twlreg_read(info, TWL_MODULE_PM_RECEIVER, VREG_STATE); in twl6030reg_is_enabled()
157 ret = twlreg_write(info, TWL_MODULE_PM_RECEIVER, VREG_STATE, in twl6030reg_enable()
173 ret = twlreg_write(info, TWL_MODULE_PM_RECEIVER, VREG_STATE, in twl6030reg_disable()
189 val = twlreg_read(info, TWL_MODULE_PM_RECEIVER, VREG_STATE); in twl6030reg_get_status()
239 return twlreg_write(info, TWL_MODULE_PM_RECEIVER, VREG_STATE, val); in twl6030reg_set_mode()
A Dtwl-regulator.c70 #define VREG_STATE 2 macro

Completed in 9 milliseconds