Home
last modified time | relevance | path

Searched refs:WB_ENABLE (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_dwb.c76 REG_UPDATE(WB_ENABLE, WB_ENABLE, 1); in dwb1_enable()
89 REG_UPDATE(WB_ENABLE, WB_ENABLE, 0); in dwb1_disable()
A Ddcn10_dwb.h52 SRI(WB_ENABLE, CNV, inst),\
85 SF(CNV0_WB_ENABLE, WB_ENABLE, mask_sh),\
149 type WB_ENABLE;\
215 uint32_t WB_ENABLE; member
/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_dwb.c118 REG_UPDATE(WB_ENABLE, WB_ENABLE, 1); in dwb2_enable()
144 REG_UPDATE(WB_ENABLE, WB_ENABLE, 0); in dwb2_disable()
204 REG_GET(WB_ENABLE, WB_ENABLE, &wb_enabled); in dwb2_is_enabled()
A Ddcn20_dwb.h31 SRI2_DWB(WB_ENABLE, CNV, inst),\
79 SF_DWB(WB_ENABLE, WB_ENABLE, mask_sh),\
203 type WB_ENABLE;\
331 uint32_t WB_ENABLE; member
/drivers/media/platform/microchip/
A Dmicrochip-isc-base.c789 WB_ENABLE | GAM_ENABLES | DPC_BLCENABLE | in isc_try_configure_pipeline()
799 CSC_ENABLE | GAM_ENABLES | WB_ENABLE | in isc_try_configure_pipeline()
810 CSC_ENABLE | WB_ENABLE | GAM_ENABLES | in isc_try_configure_pipeline()
822 CSC_ENABLE | WB_ENABLE | GAM_ENABLES | in isc_try_configure_pipeline()
833 CSC_ENABLE | WB_ENABLE | GAM_ENABLES | in isc_try_configure_pipeline()
841 isc->try_config.bits_pipeline = WB_ENABLE | DPC_BLCENABLE; in isc_try_configure_pipeline()
A Dmicrochip-isc.h82 #define WB_ENABLE BIT(3) macro
A Dmicrochip-sama5d2-isc.c56 (WB_ENABLE | CFA_ENABLE | CC_ENABLE | GAM_ENABLES | CSC_ENABLE | \
A Dmicrochip-sama7g5-isc.c59 (WB_ENABLE | CFA_ENABLE | CC_ENABLE | GAM_ENABLES | CSC_ENABLE | \
/drivers/staging/media/deprecated/atmel/
A Datmel-isc-base.c755 WB_ENABLE | GAM_ENABLES | DPC_BLCENABLE | in isc_try_configure_pipeline()
765 CSC_ENABLE | GAM_ENABLES | WB_ENABLE | in isc_try_configure_pipeline()
776 CSC_ENABLE | WB_ENABLE | GAM_ENABLES | in isc_try_configure_pipeline()
788 CSC_ENABLE | WB_ENABLE | GAM_ENABLES | in isc_try_configure_pipeline()
799 CSC_ENABLE | WB_ENABLE | GAM_ENABLES | in isc_try_configure_pipeline()
807 isc->try_config.bits_pipeline = WB_ENABLE | DPC_BLCENABLE; in isc_try_configure_pipeline()
A Datmel-isc.h81 #define WB_ENABLE BIT(3) macro
A Datmel-sama5d2-isc.c56 (WB_ENABLE | CFA_ENABLE | CC_ENABLE | GAM_ENABLES | CSC_ENABLE | \
A Datmel-sama7g5-isc.c59 (WB_ENABLE | CFA_ENABLE | CC_ENABLE | GAM_ENABLES | CSC_ENABLE | \

Completed in 30 milliseconds