Home
last modified time | relevance | path

Searched refs:WRITE_REG (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/tehuti/
A Dtehuti.c405 WRITE_REG(priv, regCTRLST, in bdx_hw_start()
408 WRITE_REG(priv, regVGLB, 0); in bdx_hw_start()
409 WRITE_REG(priv, regMAX_FRAME_A, in bdx_hw_start()
511 WRITE_REG(priv, regDIS_QU, 1); in bdx_sw_reset()
524 WRITE_REG(priv, regIMR, 0); in bdx_sw_reset()
528 WRITE_REG(priv, regRST_QU, 1); in bdx_sw_reset()
535 WRITE_REG(priv, i, 0); in bdx_sw_reset()
539 WRITE_REG(priv, regDIS_QU, 0); in bdx_sw_reset()
541 WRITE_REG(priv, regRST_QU, 0); in bdx_sw_reset()
720 WRITE_REG(priv, reg, val); in __bdx_vlan_rx_vid()
[all …]
A Dtehuti.h98 #define WRITE_REG(pp, reg, val) writel(val, pp->pBdxRegs + reg) macro
/drivers/parisc/
A Dsba_iommu.c140 #define WRITE_REG(value, addr) WRITE_REG64(value, addr) macro
143 #define WRITE_REG(value, addr) WRITE_REG32(value, addr) macro
1337 WRITE_REG(ioc->imask, ioc->ioc_hpa + IOC_IMASK); in sba_ioc_init_pluto()
1358 WRITE_REG(tcnfg, ioc->ioc_hpa + IOC_TCNFG); in sba_ioc_init_pluto()
1486 WRITE_REG(ioc->ibase | 1, ioc->ioc_hpa+IOC_IBASE); in sba_ioc_init()
1487 WRITE_REG(ioc->imask, ioc->ioc_hpa+IOC_IMASK); in sba_ioc_init()
1501 WRITE_REG(tcnfg, ioc->ioc_hpa+IOC_TCNFG); in sba_ioc_init()
1507 WRITE_REG(0 | 31, ioc->ioc_hpa+IOC_PCOM); in sba_ioc_init()
1591 WRITE_REG(ioc_ctl, sba_dev->sba_hpa+IOC_CTRL); in sba_hw_init()
1657 WRITE_REG(cfg_val, rope_cfg); in sba_hw_init()
[all …]
A Dlba_pci.c932 WRITE_REG##size(val, astro_iop_base + addr); \
990 WRITE_REG##size(val, where); \
/drivers/ata/
A Dpata_opti.c40 WRITE_REG = 1, /* index of Write cycle timing register */ enumerator
144 opti_write_reg(ap, data_rec_timing[clock][pio], WRITE_REG); in opti_set_piomode()
A Dpata_optidma.c39 WRITE_REG = 1, /* index of Write cycle timing register */ enumerator
170 iowrite8(data_rec_timing[pci_clock][pio], regio + WRITE_REG); in optidma_mode_setup()
173 iowrite8(dma_data_rec_timing[pci_clock][dma], regio + WRITE_REG); in optidma_mode_setup()
/drivers/gpu/drm/amd/include/
A Dmes_v11_api_def.h587 struct WRITE_REG { struct
668 struct WRITE_REG write_reg;
A Dmes_v12_api_def.h696 struct WRITE_REG { struct
791 struct WRITE_REG write_reg;

Completed in 32 milliseconds