Home
last modified time | relevance | path

Searched refs:XE_RTP_ACTIONS (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/xe/
A Dxe_wa.c153 XE_RTP_ACTIONS(SET(XEHP_GAMCNTRL_CTRL,
238 XE_RTP_ACTIONS(SET(LSN_VC_REG2,
256 XE_RTP_ACTIONS(CLR(POWERGATE_ENABLE,
528 XE_RTP_ACTIONS(SET(CSFE_CHICKEN1(0),
710 XE_RTP_ACTIONS(SET(HIZ_CHICKEN,
729 XE_RTP_ACTIONS(SET(XEHP_PSS_MODE2,
746 XE_RTP_ACTIONS(SET(BCS_SWCTRL(0),
767 XE_RTP_ACTIONS(SET(FF_MODE,
813 XE_RTP_ACTIONS(SET(FF_MODE,
840 XE_RTP_ACTIONS(SET(FF_MODE,
[all …]
A Dxe_tuning.c27 XE_RTP_ACTIONS(SET(XEHP_SQCM, EN_32B_ACCESS))
44 XE_RTP_ACTIONS(CLR(CCCHKNREG1, ENCOMPPERFFIX),
49 XE_RTP_ACTIONS(CLR(XE2LPM_CCCHKNREG1, ENCOMPPERFFIX),
54 XE_RTP_ACTIONS(SET(L3SQCREG3, COMPPWOVERFETCHEN))
58 XE_RTP_ACTIONS(SET(XE2LPM_L3SQCREG3, COMPPWOVERFETCHEN))
62 XE_RTP_ACTIONS(SET(L3SQCREG2,
67 XE_RTP_ACTIONS(SET(XE2LPM_L3SQCREG2,
82 XE_RTP_ACTIONS(SET(SCRATCH3_LBCF, RWFLUSHALLEN))
104 XE_RTP_ACTIONS(SET(RT_CTRL, DIS_NULL_QUERY))
119 XE_RTP_ACTIONS(FIELD_SET_NO_READ_MASK(XEHP_FF_MODE2,
[all …]
A Dxe_reg_whitelist.c31 XE_RTP_ACTIONS(WHITELIST(PS_INVOCATION_COUNT,
37 XE_RTP_ACTIONS(WHITELIST(COMMON_SLICE_CHICKEN1, 0))
41 XE_RTP_ACTIONS(WHITELIST(HIZ_CHICKEN, 0))
45 XE_RTP_ACTIONS(WHITELIST(RING_CTX_TIMESTAMP(0),
51 XE_RTP_ACTIONS(WHITELIST(XE_REG(0x4400),
60 XE_RTP_ACTIONS(WHITELIST(BCS_SWCTRL(0),
67 XE_RTP_ACTIONS(WHITELIST(CSBE_DEBUG_STATUS(RENDER_RING_BASE), 0))
72 XE_RTP_ACTIONS(WHITELIST(OAG_MMIOTRIGGER,
83 XE_RTP_ACTIONS(WHITELIST(OAG_MMIOTRIGGER,
A Dxe_hw_engine.c387 XE_RTP_ACTIONS(FIELD_SET(BLIT_CCTL(0), in xe_hw_engine_setup_default_lrc_state()
396 XE_RTP_ACTIONS(FIELD_SET(CS_CHICKEN1(0), in xe_hw_engine_setup_default_lrc_state()
431 XE_RTP_ACTIONS(FIELD_SET(RING_CMD_CCTL(0), in hw_engine_setup_default_state()
445 XE_RTP_ACTIONS(CLR(RING_PSMI_CTL(0), in hw_engine_setup_default_state()
456 XE_RTP_ACTIONS(SET(CSFE_CHICKEN1(0), CS_PRIORITY_MEM_READ, in hw_engine_setup_default_state()
462 XE_RTP_ACTIONS(FIELD_SET(RCU_MODE, RCU_MODE_FIXED_SLICE_CCS_MODE, in hw_engine_setup_default_state()
A Dxe_rtp.h417 #define XE_RTP_ACTIONS(...) \ macro
/drivers/gpu/drm/xe/tests/
A Dxe_rtp_test.c73 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(0)))
77 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(1)))
93 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(0)))
97 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(1)))
112 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(0)))
118 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(1)))
122 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(2)))
126 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(3)))
138 XE_RTP_ACTIONS(SET(REGULAR_REG1, REG_BIT(0)))
229 XE_RTP_ACTIONS(FIELD_SET(REGULAR_REG1,
[all …]

Completed in 14 milliseconds