Home
last modified time | relevance | path

Searched refs:ZL_OUTPUT_MB_SEM_RD (Results 1 – 3 of 3) sorted by relevance

/drivers/dpll/zl3073x/
A Ddpll.c979 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_dpll_output_pin_esync_get()
1090 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_dpll_output_pin_esync_set()
1179 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_dpll_output_pin_frequency_get()
1274 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_dpll_output_pin_frequency_set()
1410 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_dpll_output_pin_phase_adjust_get()
1473 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_dpll_output_pin_phase_adjust_set()
A Dregs.h239 #define ZL_OUTPUT_MB_SEM_RD BIT(1) macro
A Dcore.c534 rc = zl3073x_mb_op(zldev, ZL_REG_OUTPUT_MB_SEM, ZL_OUTPUT_MB_SEM_RD, in zl3073x_out_state_fetch()

Completed in 11 milliseconds