Searched refs:_INT (Results 1 – 6 of 6) sorted by relevance
| /drivers/net/ethernet/intel/idpf/ |
| A D | idpf_lan_vf_regs.h | 71 #define VF_INT_DYN_CTLN(_INT) (0x00003800 + ((_INT) * 4)) argument
72 #define VF_INT_DYN_CTLN_EXT(_INT) (0x00070000 + ((_INT) * 4)) argument
100 #define VF_INT_ITRN(_INT, _ITR) \ argument
101 (0x00002800 + ((_INT) * 4) + ((_ITR) * 0x40))
105 #define VF_INT_ITRN_64(_INT, _ITR) \ argument
106 (0x00002C00 + ((_INT) * 4) + ((_ITR) * 0x100))
110 #define VF_INT_ITRN_2K(_INT, _ITR) \ argument
111 (0x00072000 + ((_INT) * 4) + ((_ITR) * 0x2000))
|
| A D | idpf_lan_pf_regs.h | 62 #define PF_GLINT_DYN_CTL(_INT) (PF_GLINT_BASE + ((_INT) * 0x1000)) argument
87 #define PF_GLINT_ITR(_ITR, _INT) \ argument
88 (PF_GLINT_BASE + (((_ITR) + 1) * 4) + ((_INT) * 0x1000))
|
| /drivers/infiniband/hw/irdma/ |
| A D | icrdma_hw.h | 29 #define GLINT_DYN_CTL(_INT) (0x00160000 + ((_INT) * 4)) /* _i=0...2047 */ argument
37 #define GLINT_CEQCTL(_INT) (0x0015c000 + ((_INT) * 4)) /* _i=0...2047 */ argument
42 #define GLINT_RATE(_INT) (0x0015A000 + ((_INT) * 4)) /* _i=0...2047 */ /* Reset Source: CORER */ argument
|
| /drivers/net/ethernet/intel/ice/ |
| A D | ice_hw_autogen.h | 193 #define GLINT_DYN_CTL(_INT) (0x00160000 + ((_INT) * 4)) argument
206 #define GLINT_ITR(_i, _INT) (0x00154000 + ((_i) * 8192 + (_INT) * 4)) argument
207 #define GLINT_RATE(_INT) (0x0015A000 + ((_INT) * 4)) argument
209 #define GLINT_VECT2FUNC(_INT) (0x00162000 + ((_INT) * 4)) argument
|
| /drivers/pci/controller/plda/ |
| A D | pcie-microchip-host.c | 139 .mask = PCIE_EVENT_INT_ ## x ## _INT, \
145 .mask = SEC_ERROR_INT_ ## x ## _INT, \
153 .mask = DED_ERROR_INT_ ## x ## _INT, \
164 { PCIE_EVENT_INT_ ## x ## _INT, EVENT_PCIE_ ## x }
167 { SEC_ERROR_INT_ ## x ## _INT, EVENT_SEC_ ## x }
170 { DED_ERROR_INT_ ## x ## _INT, EVENT_DED_ ## x }
|
| /drivers/mfd/ |
| A D | cs42l43.c | 441 #define CS42L43_IRQ_OFFSET(reg) ((CS42L43_##reg##_INT) - CS42L43_DECIM_INT)
|
Completed in 20 milliseconds