| /drivers/net/ethernet/intel/iavf/ |
| A D | iavf.h | 409 #define RSS_PF(_a) ((_a)->vf_res->vf_cap_flags & \ argument 411 #define RSS_AQ(_a) ((_a)->vf_res->vf_cap_flags & \ argument 413 #define RSS_REG(_a) (!((_a)->vf_res->vf_cap_flags & \ argument 416 #define VLAN_ALLOWED(_a) ((_a)->vf_res->vf_cap_flags & \ argument 418 #define VLAN_V2_ALLOWED(_a) ((_a)->vf_res->vf_cap_flags & \ argument 422 #define TC_U32_SUPPORT(_a) ((_a)->vf_res->vf_cap_flags & \ argument 429 (VLAN_ALLOWED((_a)) || VLAN_V2_FILTERING_ALLOWED((_a))) 430 #define ADV_LINK_SUPPORT(_a) ((_a)->vf_res->vf_cap_flags & \ argument 434 #define ADV_RSS_SUPPORT(_a) ((_a)->vf_res->vf_cap_flags & \ argument 436 #define QOS_ALLOWED(_a) ((_a)->vf_res->vf_cap_flags & \ argument [all …]
|
| /drivers/net/ethernet/8390/ |
| A D | xsurf100.c | 26 #define ax_convert_addr(_a) ((void __force __iomem *)(_a)) argument 28 #define ei_inb(_a) z_readb(ax_convert_addr(_a)) argument 29 #define ei_outb(_v, _a) z_writeb(_v, ax_convert_addr(_a)) argument 31 #define ei_inw(_a) z_readw(ax_convert_addr(_a)) argument 32 #define ei_outw(_v, _a) z_writew(_v, ax_convert_addr(_a)) argument 34 #define ei_inb_p(_a) ei_inb(_a) argument 35 #define ei_outb_p(_v, _a) ei_outb(_v, _a) argument
|
| A D | ax88796.c | 44 #define ax_convert_addr(_a) ((void __force __iomem *)(_a)) argument 46 #define ei_inb(_a) readb(ax_convert_addr(_a)) argument 47 #define ei_outb(_v, _a) writeb(_v, ax_convert_addr(_a)) argument 49 #define ei_inb_p(_a) ei_inb(_a) argument 50 #define ei_outb_p(_v, _a) ei_outb(_v, _a) argument
|
| /drivers/hid/bpf/progs/ |
| A D | hid_bpf_helpers.h | 176 …e _ARG10(_1, _2, _3, _4, _5, _6, _7, _8, _9, _a) _1; _2; _3; _4; _5; _6; _7; _… argument 177 …e _ARG11(_1, _2, _3, _4, _5, _6, _7, _8, _9, _a, _b) _1; _2; _3; _4; _5; _6; _7; _… argument 178 …e _ARG12(_1, _2, _3, _4, _5, _6, _7, _8, _9, _a, _b, _c) _1; _2; _3; _4; _5; _6; _7; _… argument 179 …e _ARG13(_1, _2, _3, _4, _5, _6, _7, _8, _9, _a, _b, _c, _d) _1; _2; _3; _4; _5; _6; _7; _… argument 180 …e _ARG14(_1, _2, _3, _4, _5, _6, _7, _8, _9, _a, _b, _c, _d, _e) _1; _2; _3; _4; _5; _6; _7; _… argument 181 …e _ARG15(_1, _2, _3, _4, _5, _6, _7, _8, _9, _a, _b, _c, _d, _e, _f) _1; _2; _3; _4; _5; _6; _7; _… argument
|
| /drivers/usb/dwc2/ |
| A D | hw.h | 420 #define DPTXFSIZN(_a) HSOTG_REG(0x104 + (((_a) - 1) * 4)) argument 522 #define DIEPCTL(_a) HSOTG_REG(0x900 + ((_a) * 0x20)) argument 525 #define DOEPCTL(_a) HSOTG_REG(0xB00 + ((_a) * 0x20)) argument 572 #define DIEPINT(_a) HSOTG_REG(0x908 + ((_a) * 0x20)) argument 573 #define DOEPINT(_a) HSOTG_REG(0xB08 + ((_a) * 0x20)) argument 614 #define DIEPTSIZ(_a) HSOTG_REG(0x910 + ((_a) * 0x20)) argument 615 #define DOEPTSIZ(_a) HSOTG_REG(0xB10 + ((_a) * 0x20)) argument 631 #define DIEPDMA(_a) HSOTG_REG(0x914 + ((_a) * 0x20)) argument 632 #define DOEPDMA(_a) HSOTG_REG(0xB14 + ((_a) * 0x20)) argument 634 #define DTXFSTS(_a) HSOTG_REG(0x918 + ((_a) * 0x20)) argument [all …]
|
| /drivers/gpu/drm/imagination/ |
| A D | pvr_rogue_meta.h | 321 u32 _a = (a), _b = (b); \ 322 ((_a) >= ROGUE_META_COREMEM_CODE_ADDR) && \ 323 ((_a) < (ROGUE_META_COREMEM_CODE_ADDR + (_b))); \ 327 u32 _a = (a), _b = (b); \ 328 ((_a) >= ROGUE_META_COREMEM_DATA_ADDR) && \ 329 ((_a) < (ROGUE_META_COREMEM_DATA_ADDR + (_b))); \
|
| A D | pvr_rogue_fwif_common.h | 17 #define PVR_FW_STRUCT_SIZE_ASSERT(_a) \ argument 18 static_assert((sizeof(_a) & PVR_FW_ALIGNMENT_LSB) == 0U, \ 19 "Size of " #_a " is not properly aligned")
|
| /drivers/pinctrl/mediatek/ |
| A D | pinctrl-moore.h | 27 #define MTK_RANGE(_a) { .range = (_a), .nranges = ARRAY_SIZE(_a), } argument
|
| A D | pinctrl-paris.h | 29 #define MTK_RANGE(_a) { .range = (_a), .nranges = ARRAY_SIZE(_a), } argument
|
| /drivers/soc/fsl/qbman/ |
| A D | qman_priv.h | 134 const u32 *_a = a->q.state; in qman_cgrs_and() local 138 *_d++ = *_a++ & *_b++; in qman_cgrs_and() 146 const u32 *_a = a->q.state; in qman_cgrs_xor() local 150 *_d++ = *_a++ ^ *_b++; in qman_cgrs_xor()
|
| /drivers/gpu/drm/nouveau/include/nvkm/core/ |
| A D | memory.h | 107 u64 _a = (a), _c = (c), _d = (d), _o = _a >> s, _s = _c << s; \ 117 for (; _c; _c--, _a += BIT(s)) \ 118 nvkm_wo##t((o), _a, _d); \
|
| /drivers/gpu/drm/i915/ |
| A D | i915_reg_defs.h | 118 #define _MASKED_BIT_ENABLE(a) ({ typeof(a) _a = (a); _MASKED_FIELD(_a, _a); })
|
| /drivers/scsi/fnic/ |
| A D | fnic_trace.h | 73 #define FNIC_TRACE(_fn, _hn, _t, _a, _b, _c, _d, _e) \ argument 86 trace_buf->data[0] = (u64)(unsigned long)_a; \
|
| /drivers/net/wireless/ath/ath9k/ |
| A D | hw.h | 123 #define REG_RMW_FIELD(_a, _r, _f, _v) \ argument 124 REG_RMW(_a, _r, (((_v) << _f##_S) & _f), (_f)) 125 #define REG_READ_FIELD(_a, _r, _f) \ argument 126 (((REG_READ(_a, _r) & _f) >> _f##_S)) 127 #define REG_SET_BIT(_a, _r, _f) \ argument 128 REG_RMW(_a, _r, (_f), 0) 129 #define REG_CLR_BIT(_a, _r, _f) \ argument 130 REG_RMW(_a, _r, 0, (_f))
|
| /drivers/dma-buf/ |
| A D | dma-fence-unwrap.c | 64 static int fence_cmp(const void *_a, const void *_b) in fence_cmp() argument 66 struct dma_fence *a = *(struct dma_fence **)_a; in fence_cmp()
|
| /drivers/sh/intc/ |
| A D | internals.h | 108 const struct intc_handle_int *_a = a; in intc_handle_int_cmp() local 111 return _a->irq - _b->irq; in intc_handle_int_cmp()
|
| /drivers/crypto/intel/qat/qat_common/ |
| A D | adf_tl_debugfs.c | 88 __unqual_scalar_typeof(_array[0]) _a, _b; \ 93 _a = _array[_i]; \ 94 _b = do_div(_a, _len); \ 95 _x += _a; \
|
| /drivers/gpu/drm/amd/amdgpu/ |
| A D | amdgpu_bo_list.c | 59 static int amdgpu_bo_list_entry_cmp(const void *_a, const void *_b) in amdgpu_bo_list_entry_cmp() argument 61 const struct amdgpu_bo_list_entry *a = _a, *b = _b; in amdgpu_bo_list_entry_cmp()
|
| /drivers/net/ethernet/mellanox/mlx5/core/lib/ |
| A D | crypto.c | 16 ({ typeof(a) _a = (a); \ 17 _a->num_deks - _a->avail_deks - _a->in_use_deks; })
|
| /drivers/clk/qcom/ |
| A D | clk-rpmh.c | 363 DEFINE_CLK_RPMH_VRM(rf_clk1, _a, "rfclka1", 1); 364 DEFINE_CLK_RPMH_VRM(rf_clk2, _a, "rfclka2", 1); 365 DEFINE_CLK_RPMH_VRM(rf_clk3, _a, "rfclka3", 1); 366 DEFINE_CLK_RPMH_VRM(rf_clk4, _a, "rfclka4", 1); 367 DEFINE_CLK_RPMH_VRM(rf_clk5, _a, "rfclka5", 1);
|
| A D | clk-smd-rpm.c | 134 _name, _name##_a, type, \ 142 __DEFINE_CLK_SMD_RPM_BRANCH(_name, _name##_a, \ 148 _name, _name##_a, \ 154 __DEFINE_CLK_SMD_RPM_BRANCH(_name##_pin, _name##_a##_pin, \
|
| /drivers/iio/frequency/ |
| A D | ad9523.c | 243 #define AD_IFE(_pde, _a, _b) ((pdata->_pde) ? _a : _b) argument 244 #define AD_IF(_pde, _a) AD_IFE(_pde, _a, 0) argument
|
| /drivers/net/wireless/intersil/p54/ |
| A D | eeprom.c | 104 static int p54_compare_channels(const void *_a, in p54_compare_channels() argument 107 const struct p54_channel_entry *a = _a; in p54_compare_channels() 113 static int p54_compare_rssichan(const void *_a, in p54_compare_rssichan() argument 116 const struct p54_rssi_db_entry *a = _a; in p54_compare_rssichan()
|
| /drivers/clk/tegra/ |
| A D | clk-tegra124-emc.c | 429 static int cmp_timings(const void *_a, const void *_b) in cmp_timings() argument 431 const struct emc_timing *a = _a; in cmp_timings()
|
| /drivers/base/regmap/ |
| A D | regcache.c | 709 const struct reg_default *_a = a; in regcache_default_cmp() local 712 return _a->reg - _b->reg; in regcache_default_cmp()
|