Home
last modified time | relevance | path

Searched refs:_val (Results 1 – 25 of 95) sorted by relevance

1234

/drivers/net/ethernet/amd/xgbe/
A Dxgbe-common.h1379 (_var) |= cpu_to_le32((((_val) & \
1399 _prefix##_##_field##_WIDTH, (_val))
1409 _prefix##_##_field##_WIDTH, (_val))
1434 _reg##_##_field##_WIDTH, (_val)); \
1460 _reg##_##_field##_WIDTH, (_val)); \
1484 _reg##_##_field##_WIDTH, (_val)); \
1499 _prefix##_##_field##_WIDTH, (_val))
1524 _prefix##_##_field##_WIDTH, (_val))
1600 _prefix##_##_field##_WIDTH, (_val))
1633 _prefix##_##_field##_WIDTH, (_val))
[all …]
/drivers/net/wireless/intel/iwlwifi/
A Diwl-csr.h309 #define CSR_HW_REV_STEP_DASH(_val) ((_val) & CSR_HW_IF_CONFIG_REG_MSK_MAC_STEP_DASH) argument
310 #define CSR_HW_REV_TYPE(_val) (((_val) & 0x000FFF0) >> 4) argument
313 #define CSR_HW_RFID_FLAVOR(_val) (((_val) & 0x000000F) >> 0) argument
314 #define CSR_HW_RFID_DASH(_val) (((_val) & 0x00000F0) >> 4) argument
315 #define CSR_HW_RFID_STEP(_val) (((_val) & 0x0000F00) >> 8) argument
316 #define CSR_HW_RFID_TYPE(_val) (((_val) & 0x0FFF000) >> 12) argument
317 #define CSR_HW_RFID_IS_CDB(_val) (((_val) & 0x10000000) >> 28) argument
318 #define CSR_HW_RFID_IS_JACKET(_val) (((_val) & 0x20000000) >> 29) argument
371 #define CSR_HW_RF_STEP(_val) (((_val) >> 8) & 0xF) argument
A Diwl-prph.h355 #define WFPM_OTP_CFG1_IS_JACKET(_val) (((_val) & 0x00000020) >> WFPM_OTP_BZ_BNJ_JACKET_BIT) argument
356 #define WFPM_OTP_CFG1_IS_CDB(_val) (((_val) & 0x00000010) >> WFPM_OTP_BZ_BNJ_CDB_BIT) argument
372 #define CNVI_AUX_MISC_CHIP_MAC_STEP(_val) (((_val) & 0xf000000) >> 24) argument
373 #define CNVI_AUX_MISC_CHIP_PROD_TYPE(_val) ((_val) & 0xfff) argument
/drivers/staging/rtl8723bs/include/
A Dbasic_types.h39 #define EF1BYTE(_val) \ argument
40 ((u8)(_val))
41 #define EF2BYTE(_val) \ argument
42 (le16_to_cpu(_val))
43 #define EF4BYTE(_val) \ argument
44 (le32_to_cpu(_val))
56 #define WRITEEF1BYTE(_ptr, _val) \ argument
58 (*((u8 *)(_ptr))) = EF1BYTE(_val); \
61 #define WRITEEF2BYTE(_ptr, _val) \ argument
63 (*((u16 *)(_ptr))) = EF2BYTE(_val); \
[all …]
A Drtw_ht.h76 …ne SET_EXT_CAPABILITY_ELE_BSS_COEXIST(_pEleStart, _val) SET_BITS_TO_LE_1BYTE((_pEleStart), 0, 1,… argument
/drivers/clk/sophgo/
A Dclk-cv18xx-pll.h61 #define PLL_SET_PRE_DIV_SEL(_reg, _val) \ argument
62 _CV1800_SET_FIELD((_reg), (_val), _PLL_PRE_DIV_SEL_FIELD)
63 #define PLL_SET_POST_DIV_SEL(_reg, _val) \ argument
64 _CV1800_SET_FIELD((_reg), (_val), _PLL_POST_DIV_SEL_FIELD)
65 #define PLL_SET_SEL_MODE(_reg, _val) \ argument
66 _CV1800_SET_FIELD((_reg), (_val), _PLL_SEL_MODE_FIELD)
67 #define PLL_SET_DIV_SEL(_reg, _val) \ argument
68 _CV1800_SET_FIELD((_reg), (_val), _PLL_DIV_SEL_FIELD)
69 #define PLL_SET_ICTRL(_reg, _val) \ argument
70 _CV1800_SET_FIELD((_reg), (_val), _PLL_ICTRL_FIELD)
A Dclk-cv18xx-common.h62 #define cv1800_clk_regfield_get(_val, _reg) \ argument
63 (((_val) >> (_reg)->shift) & GENMASK((_reg)->width - 1, 0))
64 #define cv1800_clk_regfield_set(_val, _new, _reg) \ argument
65 (((_val) & ~cv1800_clk_regfield_genmask((_reg))) | \
68 #define _CV1800_SET_FIELD(_reg, _val, _field) \ argument
69 (((_reg) & ~(_field)) | FIELD_PREP((_field), (_val)))
/drivers/net/wireless/realtek/rtlwifi/
A Dbase.h49 #define SET_80211_PS_POLL_AID(_hdr, _val) \ argument
50 (*(u16 *)((u8 *)(_hdr) + 2) = _val)
51 #define SET_80211_PS_POLL_BSSID(_hdr, _val) \ argument
52 ether_addr_copy(((u8 *)(_hdr)) + 4, (u8 *)(_val))
53 #define SET_80211_PS_POLL_TA(_hdr, _val) \ argument
54 ether_addr_copy(((u8 *)(_hdr))+10, (u8 *)(_val))
56 #define SET_80211_HDR_ADDRESS1(_hdr, _val) \ argument
57 CP_MACADDR((u8 *)(_hdr)+FRAME_OFFSET_ADDRESS1, (u8 *)(_val))
58 #define SET_80211_HDR_ADDRESS2(_hdr, _val) \ argument
59 CP_MACADDR((u8 *)(_hdr)+FRAME_OFFSET_ADDRESS2, (u8 *)(_val))
[all …]
/drivers/pinctrl/mvebu/
A Dpinctrl-mvebu.h157 #define _MPP_VAR_FUNCTION(_val, _name, _subname, _mask) \ argument
159 .val = _val, \
167 #define MPP_VAR_FUNCTION(_val, _name, _subname, _mask) \ argument
168 _MPP_VAR_FUNCTION(_val, _name, _subname, _mask)
170 #define MPP_VAR_FUNCTION(_val, _name, _subname, _mask) \ argument
171 _MPP_VAR_FUNCTION(_val, _name, NULL, _mask)
174 #define MPP_FUNCTION(_val, _name, _subname) \ argument
175 MPP_VAR_FUNCTION(_val, _name, _subname, (u8)-1)
/drivers/pinctrl/sunxi/
A Dpinctrl-sunxi.h199 #define SUNXI_FUNCTION(_val, _name) \ argument
202 .muxval = _val, \
205 #define SUNXI_FUNCTION_VARIANT(_val, _name, _variant) \ argument
208 .muxval = _val, \
212 #define SUNXI_FUNCTION_IRQ(_val, _irq) \ argument
215 .muxval = _val, \
219 #define SUNXI_FUNCTION_IRQ_BANK(_val, _bank, _irq) \ argument
222 .muxval = _val, \
/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
A Dfw.h324 #define FW_CMD_IO_UPDATE(rtlpriv, _val) \ argument
325 rtlpriv->rtlhal.fwcmd_iomap = _val;
327 #define FW_CMD_IO_SET(rtlpriv, _val) \ argument
329 rtl_write_word(rtlpriv, LBUS_MON_ADDR, (u16)_val); \
330 FW_CMD_IO_UPDATE(rtlpriv, _val); \
333 #define FW_CMD_PARA_SET(rtlpriv, _val) \ argument
335 rtl_write_dword(rtlpriv, LBUS_ADDR_MASK, _val); \
336 rtlpriv->rtlhal.fwcmd_ioparam = _val; \
/drivers/dma/
A Dfsl-edma-common.h290 #define edma_write_tcdreg_c(chan, _tcd, _val, __name) \ argument
292 __iomem __le64 : edma_writeq(chan->edma, (u64 __force)(_val), &_tcd->__name), \
293 __iomem __le32 : edma_writel(chan->edma, (u32 __force)(_val), &_tcd->__name), \
295 __iomem u8 : edma_writeb(chan->edma, _val, &_tcd->__name) \
348 #define fsl_edma_set_tcd_to_le_c(_tcd, _val, _field) \ argument
350 __le64 : (_tcd)->_field = cpu_to_le64(_val), \
351 __le32 : (_tcd)->_field = cpu_to_le32(_val), \
352 __le16 : (_tcd)->_field = cpu_to_le16(_val) \
355 #define fsl_edma_set_tcd_to_le(_chan, _tcd, _val, _field) \ argument
358 fsl_edma_set_tcd_to_le_c((struct fsl_edma_hw_tcd64 *)_tcd, _val, _field); \
[all …]
/drivers/net/wireless/ath/ath11k/
A Ddp.h1253 #define HTT_USR_RATE_PREAMBLE(_val) \ argument
1255 #define HTT_USR_RATE_BW(_val) \ argument
1256 FIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_BW_M, _val)
1257 #define HTT_USR_RATE_NSS(_val) \ argument
1259 #define HTT_USR_RATE_MCS(_val) \ argument
1261 #define HTT_USR_RATE_GI(_val) \ argument
1262 FIELD_GET(HTT_PPDU_STATS_USER_RATE_FLAGS_GI_M, _val)
1263 #define HTT_USR_RATE_DCM(_val) \ argument
1322 #define HTT_USR_CMPLTN_IS_AMPDU(_val) \ argument
1324 #define HTT_USR_CMPLTN_LONG_RETRY(_val) \ argument
[all …]
/drivers/iio/common/inv_sensors/
A Dinv_sensors_timestamp.c14 #define INV_SENSORS_TIMESTAMP_JITTER(_val, _jitter) \ argument
15 (div_s64((_val) * (_jitter), 1000))
16 #define INV_SENSORS_TIMESTAMP_MIN(_val, _jitter) \ argument
17 (((_val) * (1000 - (_jitter))) / 1000)
18 #define INV_SENSORS_TIMESTAMP_MAX(_val, _jitter) \ argument
19 (((_val) * (1000 + (_jitter))) / 1000)
/drivers/media/tuners/
A Dmc44s803_priv.h179 #define MC44S803_REG_SM(_val, _reg) \ argument
180 (((_val) << _reg##_S) & (_reg))
183 #define MC44S803_REG_MS(_val, _reg) \ argument
184 (((_val) & (_reg)) >> _reg##_S)
/drivers/net/wireless/ath/ath12k/
A Ddp.h1569 #define HTT_USR_RATE_PPDU_TYPE(_val) \ argument
1571 #define HTT_USR_RATE_PREAMBLE(_val) \ argument
1573 #define HTT_USR_RATE_BW(_val) \ argument
1574 le32_get_bits(_val, HTT_PPDU_STATS_USER_RATE_FLAGS_BW_M)
1575 #define HTT_USR_RATE_NSS(_val) \ argument
1577 #define HTT_USR_RATE_MCS(_val) \ argument
1579 #define HTT_USR_RATE_GI(_val) \ argument
1581 #define HTT_USR_RATE_DCM(_val) \ argument
1640 #define HTT_USR_CMPLTN_IS_AMPDU(_val) \ argument
1642 #define HTT_USR_CMPLTN_LONG_RETRY(_val) \ argument
[all …]
/drivers/gpu/drm/i915/gvt/
A Dreg.h93 #define IS_MASKED_BITS_ENABLED(_val, _b) \ argument
94 (((_val) & _MASKED_BIT_ENABLE(_b)) == _MASKED_BIT_ENABLE(_b))
95 #define IS_MASKED_BITS_DISABLED(_val, _b) \ argument
96 ((_val) & _MASKED_BIT_DISABLE(_b))
/drivers/net/ethernet/stmicro/stmmac/
A Dstmmac_est.h40 typeof(val) _val = (val); \
41 (_val > 4 ? GENMASK(18, 16) : \
42 _val > 2 ? GENMASK(17, 16) : \
/drivers/net/ethernet/synopsys/
A Ddwc-xlgmac.h118 typeof(val) _val = (val); \
119 _val = (_val << _pos) & GENMASK(_pos + _len - 1, _pos); \
120 _var = (_var & ~GENMASK(_pos + _len - 1, _pos)) | _val; \
127 typeof(val) _val = (val); \
128 _val = (_val << _pos) & GENMASK(_pos + _len - 1, _pos); \
129 _var = (_var & ~GENMASK(_pos + _len - 1, _pos)) | _val; \
/drivers/nvmem/
A Dlan9662-otpc.c123 void *_val, size_t bytes) in lan9662_otp_read() argument
126 u8 *val = _val; in lan9662_otp_read()
143 void *_val, size_t bytes) in lan9662_otp_write() argument
146 u8 *val = _val; in lan9662_otp_write()
/drivers/iio/proximity/
A Dsx9360.c503 static int sx9360_write_thresh(struct sx_common_data *data, int _val) in sx9360_write_thresh() argument
505 unsigned int val = _val; in sx9360_write_thresh()
517 static int sx9360_write_hysteresis(struct sx_common_data *data, int _val) in sx9360_write_hysteresis() argument
519 unsigned int hyst, val = _val; in sx9360_write_hysteresis()
543 static int sx9360_write_far_debounce(struct sx_common_data *data, int _val) in sx9360_write_far_debounce() argument
545 unsigned int regval, val = _val; in sx9360_write_far_debounce()
560 static int sx9360_write_close_debounce(struct sx_common_data *data, int _val) in sx9360_write_close_debounce() argument
562 unsigned int regval, val = _val; in sx9360_write_close_debounce()
/drivers/power/supply/
A Dmax77650-charger.c64 #define MAX77650_CHARGER_VCHGIN_MIN_SHIFT(_val) ((_val) << 5) argument
67 #define MAX77650_CHARGER_ICHGIN_LIM_SHIFT(_val) ((_val) << 2) argument
/drivers/pinctrl/nuvoton/
A Dpinctrl-ma35.h43 #define MA35_MUX(_val, _name) { \ argument
45 .muxval = _val, \
/drivers/pinctrl/mediatek/
A Dpinctrl-paris.h37 #define MTK_FUNCTION(_val, _name) \ argument
39 .muxval = _val, \
/drivers/media/i2c/ccs/
A Dccs-quirk.h59 #define CCS_MK_QUIRK_REG_8(_reg, _val) \ argument
62 .val = _val, \

Completed in 91 milliseconds

1234