Home
last modified time | relevance | path

Searched refs:ae_dev (Results 1 – 25 of 26) sorted by relevance

12

/drivers/net/ethernet/hisilicon/hns3/
A Dhnae3.c16 struct hnae3_ae_dev *ae_dev; in hnae3_unregister_ae_algo_prepare() local
71 if (!client || !ae_dev) in hnae3_set_client_init_flag()
119 ret = ae_dev->ops->init_client_instance(client, ae_dev); in hnae3_init_client_instance()
136 ae_dev->ops->uninit_client_instance(client, ae_dev); in hnae3_uninit_client_instance()
298 ae_dev->ops = NULL; in hnae3_unregister_ae_algo()
317 if (!ae_dev) in hnae3_register_ae_dev()
337 ret = ae_dev->ops->init_ae_dev(ae_dev); in hnae3_register_ae_dev()
365 list_del(&ae_dev->node); in hnae3_register_ae_dev()
381 if (!ae_dev) in hnae3_unregister_ae_dev()
399 ae_dev->ops = NULL; in hnae3_unregister_ae_dev()
[all …]
A Dhnae3.h110 #define hnae3_ae_dev_fd_supported(ae_dev) \ argument
111 test_bit(HNAE3_DEV_SUPPORT_FD_B, (ae_dev)->caps)
113 #define hnae3_ae_dev_gro_supported(ae_dev) \ argument
167 #define hnae3_ae_dev_cq_supported(ae_dev) \ argument
168 test_bit(HNAE3_DEV_SUPPORT_CQ_B, (ae_dev)->caps)
173 #define hnae3_ae_dev_lane_num_supported(ae_dev) \ argument
176 #define hnae3_ae_dev_wol_supported(ae_dev) \ argument
182 #define hnae3_ae_dev_vf_fault_supported(ae_dev) \ argument
612 struct hnae3_ae_dev *ae_dev);
614 struct hnae3_ae_dev *ae_dev);
[all …]
A Dhns3_ethtool.c89 struct hnae3_ae_dev *ae_dev = hns3_get_ae_dev(h); in hns3_lp_setup() local
157 struct hnae3_ae_dev *ae_dev; in hns3_lp_setup_skb() local
174 ae_dev = hns3_get_ae_dev(handle); in hns3_lp_setup_skb()
937 return ae_dev->dev_specs.rss_ind_tbl_size; in hns3_get_rss_indir_size()
1399 ae_dev->dev_specs.max_int_gl); in hns3_check_gl_coalesce_para()
1406 ae_dev->dev_specs.max_int_gl); in hns3_check_gl_coalesce_para()
1468 !ae_dev->dev_specs.int_ql_max) { in hns3_check_ql_coalesce_param()
1477 ae_dev->dev_specs.int_ql_max); in hns3_check_ql_coalesce_param()
1492 !hnae3_ae_dev_cq_supported(ae_dev)) { in hns3_check_cqe_coalesce_param()
2087 if (!hnae3_ae_dev_wol_supported(ae_dev)) in hns3_get_wol()
[all …]
A Dhns3_enet.c3135 ae_dev->ops->clean_vf_config(ae_dev, num_vfs); in hns3_clean_vf_config()
3203 if (ae_dev && hns3_is_phys_func(ae_dev->pdev)) { in hns3_suspend()
3205 if (ae_dev->ops && ae_dev->ops->reset_prepare) in hns3_suspend()
3216 if (ae_dev && hns3_is_phys_func(ae_dev->pdev)) { in hns3_resume()
3218 if (ae_dev->ops && ae_dev->ops->reset_done) in hns3_resume()
3219 ae_dev->ops->reset_done(ae_dev); in hns3_resume()
3236 if (!ae_dev || !ae_dev->ops) { in hns3_error_detected()
3257 if (!ae_dev || !ae_dev->ops) in hns3_slot_reset()
3283 if (ae_dev && ae_dev->ops && ae_dev->ops->reset_prepare) in hns3_reset_prepare()
3292 if (ae_dev && ae_dev->ops && ae_dev->ops->reset_done) in hns3_reset_done()
[all …]
A Dhns3_debugfs.c462 struct hnae3_ae_dev *ae_dev = hnae3_seq_file_to_ae_dev(s); in hns3_dump_rx_queue_info() local
483 if (hnae3_ae_dev_tqp_txrx_indep_supported(ae_dev)) in hns3_dump_rx_queue_info()
528 struct hnae3_ae_dev *ae_dev = hnae3_seq_file_to_ae_dev(s); in hns3_dump_tx_queue_info() local
547 if (hnae3_ae_dev_tqp_txrx_indep_supported(ae_dev)) in hns3_dump_tx_queue_info()
713 struct hnae3_ae_dev *ae_dev = hns3_get_ae_dev(h); in hns3_dbg_dev_caps() local
714 unsigned long *caps = ae_dev->caps; in hns3_dbg_dev_caps()
730 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(h->pdev); in hns3_dbg_dev_specs() local
731 struct hnae3_dev_specs *dev_specs = &ae_dev->dev_specs; in hns3_dbg_dev_specs()
925 struct hnae3_ae_dev *ae_dev = hns3_get_ae_dev(handle); in hns3_dbg_init() local
941 ae_dev->dev_version <= HNAE3_DEVICE_VERSION_V2) || in hns3_dbg_init()
[all …]
/drivers/net/ethernet/hisilicon/hns3/hns3_common/
A Dhclge_comm_cmd.c56 set_bit(HNAE3_DEV_SUPPORT_GRO_B, ae_dev->caps); in hclge_comm_set_default_capability()
58 set_bit(HNAE3_DEV_SUPPORT_FD_B, ae_dev->caps); in hclge_comm_set_default_capability()
59 set_bit(HNAE3_DEV_SUPPORT_FEC_B, ae_dev->caps); in hclge_comm_set_default_capability()
60 set_bit(HNAE3_DEV_SUPPORT_PAUSE_B, ae_dev->caps); in hclge_comm_set_default_capability()
92 if (hclge_comm_dev_phy_imp_supported(ae_dev)) in hclge_comm_firmware_compat_config()
207 set_bit(caps_map[i].local_bit, ae_dev->caps); in hclge_comm_parse_capability()
248 ae_dev->dev_version |= ae_dev->pdev->revision; in hclge_comm_cmd_query_version_and_capability()
255 hclge_comm_parse_capability(ae_dev, is_pf, resp); in hclge_comm_cmd_query_version_and_capability()
646 dev_err(&ae_dev->pdev->dev, in hclge_comm_cmd_init()
652 dev_info(&ae_dev->pdev->dev, in hclge_comm_cmd_init()
[all …]
A Dhclge_comm_rss.c18 hclge_comm_init_rss_tuple(struct hnae3_ae_dev *ae_dev, in hclge_comm_init_rss_tuple() argument
28 ae_dev->dev_version <= HNAE3_DEVICE_VERSION_V2 ? in hclge_comm_init_rss_tuple()
35 struct hnae3_ae_dev *ae_dev, in hclge_comm_rss_init_cfg() argument
38 u16 rss_ind_tbl_size = ae_dev->dev_specs.rss_ind_tbl_size; in hclge_comm_rss_init_cfg()
45 if (ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V2) in hclge_comm_rss_init_cfg()
61 hclge_comm_rss_indir_init_cfg(ae_dev, rss_cfg); in hclge_comm_rss_init_cfg()
151 int hclge_comm_set_rss_tuple(struct hnae3_ae_dev *ae_dev, in hclge_comm_set_rss_tuple() argument
223 for (i = 0; i < ae_dev->dev_specs.rss_ind_tbl_size; i++) in hclge_comm_rss_indir_init_cfg()
288 rss_cfg_tbl_num = ae_dev->dev_specs.rss_ind_tbl_size / in hclge_comm_set_rss_indir_table()
452 struct hnae3_ae_dev *ae_dev, in hclge_comm_init_rss_tuple_cmd() argument
[all …]
A Dhclge_comm_rss.h98 void hclge_comm_rss_indir_init_cfg(struct hnae3_ae_dev *ae_dev,
112 struct hnae3_ae_dev *ae_dev,
117 int hclge_comm_set_rss_indir_table(struct hnae3_ae_dev *ae_dev,
120 struct hnae3_ae_dev *ae_dev,
129 int hclge_comm_set_rss_tuple(struct hnae3_ae_dev *ae_dev,
A Dhclge_comm_cmd.h25 #define hclge_comm_dev_phy_imp_supported(ae_dev) \ argument
26 test_bit(HNAE3_DEV_SUPPORT_PHY_IMP_B, (ae_dev)->caps)
479 int hclge_comm_cmd_query_version_and_capability(struct hnae3_ae_dev *ae_dev,
486 int hclge_comm_firmware_compat_config(struct hnae3_ae_dev *ae_dev,
492 void hclge_comm_cmd_uninit(struct hnae3_ae_dev *ae_dev,
495 int hclge_comm_cmd_init(struct hnae3_ae_dev *ae_dev, struct hclge_comm_hw *hw,
/drivers/net/ethernet/hisilicon/hns3/hns3vf/
A Dhclgevf_main.c156 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclgevf_get_basic_info() local
1209 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclgevf_enable_vlan_filter() local
2126 struct pci_dev *pdev = ae_dev->pdev; in hclgevf_alloc_hdev()
2134 hdev->ae_dev = ae_dev; in hclgevf_alloc_hdev()
2135 ae_dev->priv = hdev; in hclgevf_alloc_hdev()
2517 struct hnae3_ae_dev *ae_dev) in hclgevf_init_client_instance() argument
2565 struct hnae3_ae_dev *ae_dev) in hclgevf_uninit_client_instance() argument
2751 ae_dev->dev_specs.rss_ind_tbl_size = in hclgevf_parse_dev_specs()
3069 struct pci_dev *pdev = ae_dev->pdev; in hclgevf_init_ae_dev()
3072 ret = hclgevf_alloc_hdev(ae_dev); in hclgevf_init_ae_dev()
[all …]
A Dhclgevf_main.h211 struct hnae3_ae_dev *ae_dev; member
/drivers/net/ethernet/hisilicon/hns3/hns3pf/
A Dhclge_err.c2253 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclge_handle_mpf_ras_error() local
2273 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2279 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2288 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2294 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2302 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2315 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2323 &ae_dev->hw_err_reset_req); in hclge_handle_mpf_ras_error()
2411 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclge_handle_pf_ras_error() local
2816 if (ae_dev->hw_err_reset_req) in hclge_handle_hw_ras_error()
[all …]
A Dhclge_main.c1376 ae_dev->dev_specs.tnl_num = 0; in hclge_set_default_dev_specs()
4467 hclge_get_reset_level(ae_dev, in hclge_reset_event()
4550 if (ae_dev->hw_err_reset_req) { in hclge_handle_err_reset_request()
4567 ae_dev->hw_err_reset_req = 0; in hclge_handle_err_recovery()
4921 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclge_init_rss_tc_mode() local
9519 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclge_set_vport_vlan_filter() local
11240 dev_err(&ae_dev->pdev->dev, in hclge_init_nic_client_instance()
11294 dev_err(&ae_dev->pdev->dev, in hclge_init_roce_client_instance()
11736 hdev->ae_dev = ae_dev; in hclge_init_ae_dev()
11739 ae_dev->priv = hdev; in hclge_init_ae_dev()
[all …]
A Dhclge_err.h260 void hclge_handle_all_hns_hw_errors(struct hnae3_ae_dev *ae_dev);
263 pci_ers_result_t hclge_handle_hw_ras_error(struct hnae3_ae_dev *ae_dev);
266 int hclge_handle_error_info_log(struct hnae3_ae_dev *ae_dev);
A Dhclge_mbx.c464 hdev->ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V3 ? in hclge_set_vf_vlan_cfg()
494 struct hnae3_ae_dev *ae_dev = vport->back->ae_dev; in hclge_get_basic_info() local
504 if (test_bit(HNAE3_DEV_SUPPORT_VLAN_FLTR_MDF_B, ae_dev->caps)) in hclge_get_basic_info()
663 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(hdev->pdev); in hclge_notify_vf_config() local
680 if (ae_dev->dev_version < HNAE3_DEVICE_VERSION_V3 && in hclge_notify_vf_config()
811 struct hnae3_ae_dev *ae_dev = hdev->ae_dev; in hclge_handle_ncsi_error() local
813 ae_dev->ops->set_default_reset_request(ae_dev, HNAE3_GLOBAL_RESET); in hclge_handle_ncsi_error()
815 ae_dev->ops->reset_event(hdev->pdev, NULL); in hclge_handle_ncsi_error()
A Dhclge_tm.c474 hdev->ae_dev->dev_specs.max_tm_rate); in hclge_tm_port_shaper_cfg()
598 max_tx_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_qs_shaper_cfg()
602 hdev->ae_dev->dev_specs.max_tm_rate); in hclge_tm_qs_shaper_cfg()
801 hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pg_info_init()
847 if (hdev->ae_dev->dev_version >= HNAE3_DEVICE_VERSION_V3) in hclge_tm_pfc_info_update()
885 u32 max_tm_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pg_shaper_cfg()
1047 u32 max_tm_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pri_tc_base_shaper_cfg()
1098 hdev->ae_dev->dev_specs.max_tm_rate); in hclge_tm_pri_vnet_base_shaper_pri_cfg()
1128 u32 max_tm_rate = hdev->ae_dev->dev_specs.max_tm_rate; in hclge_tm_pri_vnet_base_shaper_qs_cfg()
1729 if (hdev->ae_dev->dev_version <= HNAE3_DEVICE_VERSION_V2) { in hclge_tm_get_qset_num()
[all …]
A Dhclge_regs.c391 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(hdev->pdev); in hclge_get_dfx_reg_len() local
419 HCLGE_REG_TLV_SIZE) * ae_dev->dev_specs.tnl_num; in hclge_get_dfx_reg_len()
430 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(hdev->pdev); in hclge_get_dfx_rpu_tnl_reg() local
434 for (i = HCLGE_REG_RPU_TNL_ID_0; i <= ae_dev->dev_specs.tnl_num; i++) { in hclge_get_dfx_rpu_tnl_reg()
A Dhclge_ptp.c474 struct hnae3_ae_dev *ae_dev = pci_get_drvdata(hdev->pdev); in hclge_ptp_init() local
478 if (!test_bit(HNAE3_DEV_SUPPORT_PTP_B, ae_dev->caps)) in hclge_ptp_init()
A Dhclge_debugfs.c2042 if (!hnae3_ae_dev_fd_supported(hdev->ae_dev)) { in hclge_dbg_dump_fd_tcam()
2101 if (!hnae3_ae_dev_fd_supported(hdev->ae_dev)) in hclge_dbg_dump_fd_counter()
2609 if (!test_bit(HNAE3_DEV_SUPPORT_PORT_VLAN_BYPASS_B, hdev->ae_dev->caps)) in hclge_get_port_vlan_filter_bypass_state()
2666 hdev->ae_dev->caps) ? in hclge_dbg_dump_vlan_filter_config()
A Dhclge_dcb.c217 hclge_comm_rss_indir_init_cfg(hdev->ae_dev, &hdev->rss_cfg); in hclge_map_update()
A Dhclge_main.h871 struct hnae3_ae_dev *ae_dev; member
/drivers/net/ethernet/hisilicon/hns/
A Dhns_dsaf_main.c380 dsaf_dev->ae_dev.name, i); in hns_dsaf_sbm_cfg_mib_en()
1347 dsaf_dev->ae_dev.name, ret); in hns_dsaf_sbm_init()
1365 dsaf_dev->ae_dev.name, flag, cnt); in hns_dsaf_sbm_init()
1646 dsaf_dev->ae_dev.name, in hns_dsaf_set_mac_uc_entry()
1654 dsaf_dev->ae_dev.name, mac_key.high.val, in hns_dsaf_set_mac_uc_entry()
1702 dsaf_dev->ae_dev.name, in hns_dsaf_rm_mac_addr()
1709 dsaf_dev->ae_dev.name, mac_key.high.val, in hns_dsaf_rm_mac_addr()
1886 dsaf_dev->ae_dev.name, in hns_dsaf_del_mac_entry()
1970 dsaf_dev->ae_dev.name, in hns_dsaf_del_mac_mc_port()
2811 dsaf_dev->ae_dev.name, port, in set_promisc_tcam_enable()
[all …]
A Dhns_ae_adapt.c25 return container_of(dev, struct dsaf_device, ae_dev); in hns_ae_get_dsaf_dev()
971 struct hnae_ae_dev *ae_dev = &dsaf_dev->ae_dev; in hns_dsaf_ae_init() local
985 snprintf(ae_dev->name, AE_NAME_SIZE, "%s%d", DSAF_DEVICE_NAME, in hns_dsaf_ae_init()
987 ae_dev->ops = &hns_dsaf_ops; in hns_dsaf_ae_init()
988 ae_dev->dev = dsaf_dev->dev; in hns_dsaf_ae_init()
990 return hnae_ae_register(ae_dev, THIS_MODULE); in hns_dsaf_ae_init()
995 hnae_ae_unregister(&dsaf_dev->ae_dev); in hns_dsaf_ae_uninit()
A Dhns_dsaf_mac.c178 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_adjust_link()
202 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_get_inner_port_num()
210 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_get_inner_port_num()
216 mac_cb->dsaf_dev->ae_dev.name, mac_cb->mac_id); in hns_mac_get_inner_port_num()
222 mac_cb->dsaf_dev->ae_dev.name, mac_cb->mac_id, vmid); in hns_mac_get_inner_port_num()
255 mac_cb->dsaf_dev->ae_dev.name, mac_cb->mac_id); in hns_mac_get_inner_port_num()
374 mac_cb->dsaf_dev->ae_dev.name, in hns_mac_set_multi()
A Dhns_dsaf_main.h297 struct hnae_ae_dev ae_dev; member

Completed in 117 milliseconds

12