Home
last modified time | relevance | path

Searched refs:amdgpu_irq_src (Results 1 – 25 of 105) sorted by relevance

12345

/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_irq.h61 struct amdgpu_irq_src { struct
68 struct amdgpu_irq_src **sources; argument
73 int (*set)(struct amdgpu_device *adev, struct amdgpu_irq_src *source,
77 struct amdgpu_irq_src *source,
95 struct amdgpu_irq_src self_irq;
130 struct amdgpu_irq_src *source);
136 int amdgpu_irq_update(struct amdgpu_device *adev, struct amdgpu_irq_src *src,
138 int amdgpu_irq_get(struct amdgpu_device *adev, struct amdgpu_irq_src *src,
140 int amdgpu_irq_put(struct amdgpu_device *adev, struct amdgpu_irq_src *src,
142 bool amdgpu_irq_enabled(struct amdgpu_device *adev, struct amdgpu_irq_src *src,
A Damdgpu_sdma.h114 struct amdgpu_irq_src trap_irq;
115 struct amdgpu_irq_src illegal_inst_irq;
116 struct amdgpu_irq_src fence_irq;
117 struct amdgpu_irq_src ecc_irq;
118 struct amdgpu_irq_src vm_hole_irq;
119 struct amdgpu_irq_src doorbell_invalid_irq;
120 struct amdgpu_irq_src pool_timeout_irq;
121 struct amdgpu_irq_src srbm_write_irq;
122 struct amdgpu_irq_src ctxt_empty_irq;
191 struct amdgpu_irq_src *source,
A Damdgpu_irq.c136 struct amdgpu_irq_src *src = adev->irq.client[i].sources[j]; in amdgpu_irq_disable_all()
363 struct amdgpu_irq_src *src = adev->irq.client[i].sources[j]; in amdgpu_irq_fini_sw()
391 struct amdgpu_irq_src *source) in amdgpu_irq_add_id()
405 sizeof(struct amdgpu_irq_src *), in amdgpu_irq_add_id()
443 struct amdgpu_irq_src *src; in amdgpu_irq_dispatch()
530 struct amdgpu_irq_src *src, unsigned int type) in amdgpu_irq_update()
571 struct amdgpu_irq_src *src = adev->irq.client[i].sources[j]; in amdgpu_irq_gpu_reset_resume_helper()
593 int amdgpu_irq_get(struct amdgpu_device *adev, struct amdgpu_irq_src *src, in amdgpu_irq_get()
623 int amdgpu_irq_put(struct amdgpu_device *adev, struct amdgpu_irq_src *src, in amdgpu_irq_put()
661 bool amdgpu_irq_enabled(struct amdgpu_device *adev, struct amdgpu_irq_src *src, in amdgpu_irq_enabled()
A Damdgpu_gfx.h162 struct amdgpu_irq_src irq;
320 struct amdgpu_irq_src *source,
455 struct amdgpu_irq_src eop_irq;
456 struct amdgpu_irq_src priv_reg_irq;
457 struct amdgpu_irq_src priv_inst_irq;
458 struct amdgpu_irq_src bad_op_irq;
459 struct amdgpu_irq_src cp_ecc_error_irq;
460 struct amdgpu_irq_src sq_irq;
461 struct amdgpu_irq_src rlc_gc_fed_irq;
614 struct amdgpu_irq_src *source,
A Damdgpu_jpeg.h109 struct amdgpu_irq_src irq;
110 struct amdgpu_irq_src ras_poison_irq;
159 struct amdgpu_irq_src *source,
A Dmxgpu_ai.c231 struct amdgpu_irq_src *source, in xgpu_ai_mailbox_ack_irq()
239 struct amdgpu_irq_src *source, in xgpu_ai_set_mailbox_ack_irq()
309 struct amdgpu_irq_src *src, in xgpu_ai_set_mailbox_rcv_irq()
323 struct amdgpu_irq_src *source, in xgpu_ai_mailbox_rcv_irq()
A Dmxgpu_vi.c492 struct amdgpu_irq_src *source, in xgpu_vi_mailbox_ack_irq()
500 struct amdgpu_irq_src *src, in xgpu_vi_set_mailbox_ack_irq()
533 struct amdgpu_irq_src *src, in xgpu_vi_set_mailbox_rcv_irq()
547 struct amdgpu_irq_src *source, in xgpu_vi_mailbox_rcv_irq()
A Dmxgpu_nv.c292 struct amdgpu_irq_src *source, in xgpu_nv_mailbox_ack_irq()
300 struct amdgpu_irq_src *source, in xgpu_nv_set_mailbox_ack_irq()
376 struct amdgpu_irq_src *src, in xgpu_nv_set_mailbox_rcv_irq()
393 struct amdgpu_irq_src *source, in xgpu_nv_mailbox_rcv_irq()
A Damdgpu_nbio.h111 struct amdgpu_irq_src ras_controller_irq;
112 struct amdgpu_irq_src ras_err_event_athub_irq;
A Dnbio_v7_9.c588 struct amdgpu_irq_src *src, in nbio_v7_9_set_ras_controller_irq_state()
598 struct amdgpu_irq_src *source, in nbio_v7_9_process_ras_controller_irq()
610 struct amdgpu_irq_src *src, in nbio_v7_9_set_ras_err_event_athub_irq_state()
620 struct amdgpu_irq_src *source, in nbio_v7_9_process_err_event_athub_irq()
A Damdgpu.h326 struct amdgpu_irq_src;
1060 struct amdgpu_irq_src crtc_irq;
1061 struct amdgpu_irq_src vline0_irq;
1062 struct amdgpu_irq_src vupdate_irq;
1063 struct amdgpu_irq_src pageflip_irq;
1064 struct amdgpu_irq_src hpd_irq;
1065 struct amdgpu_irq_src dmub_trace_irq;
1066 struct amdgpu_irq_src dmub_outbox_irq;
A Damdgpu_vcn.h306 struct amdgpu_irq_src irq;
307 struct amdgpu_irq_src ras_poison_irq;
542 struct amdgpu_irq_src *source,
A Dnbio_v7_4.c449 struct amdgpu_irq_src *src, in nbio_v7_4_set_ras_controller_irq_state()
482 struct amdgpu_irq_src *source, in nbio_v7_4_process_ras_controller_irq()
494 struct amdgpu_irq_src *src, in nbio_v7_4_set_ras_err_event_athub_irq_state()
526 struct amdgpu_irq_src *source, in nbio_v7_4_process_err_event_athub_irq()
A Damdgpu_vce.h49 struct amdgpu_irq_src irq;
A Damdgpu_uvd.h47 struct amdgpu_irq_src irq;
A Dgfx_v11_0_3.c35 struct amdgpu_irq_src *source, in gfx_v11_0_3_rlc_gc_fed_irq()
A Damdgpu_ring.h123 struct amdgpu_irq_src *irq_src;
163 struct amdgpu_irq_src *irq_src,
455 unsigned int max_dw, struct amdgpu_irq_src *irq_src,
A Damdgpu_virt.h266 struct amdgpu_irq_src ack_irq;
267 struct amdgpu_irq_src rcv_irq;
A Damdgpu_gmc.h273 struct amdgpu_irq_src vm_fault;
307 struct amdgpu_irq_src ecc_irq;
A Dsdma_v4_4_2.c1747 struct amdgpu_irq_src *source, in sdma_v4_4_2_set_trap_irq_state()
1762 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_trap_irq()
1826 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_illegal_inst_irq()
1846 struct amdgpu_irq_src *source, in sdma_v4_4_2_set_ecc_irq_state()
1893 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_vm_hole_irq()
1902 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_doorbell_invalid_irq()
1912 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_pool_timeout_irq()
1922 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_srbm_write_irq()
1932 struct amdgpu_irq_src *source, in sdma_v4_4_2_process_ctxt_empty_irq()
A Djpeg_v2_5.c601 struct amdgpu_irq_src *source, in jpeg_v2_5_set_interrupt_state()
609 struct amdgpu_irq_src *source, in jpeg_v2_6_set_ras_interrupt_state()
617 struct amdgpu_irq_src *source, in jpeg_v2_5_process_interrupt()
A Damdgpu_vpe.h65 struct amdgpu_irq_src trap_irq;
A Dgmc_v11_0.c54 struct amdgpu_irq_src *src, in gmc_v11_0_ecc_interrupt_state()
63 struct amdgpu_irq_src *src, unsigned int type, in gmc_v11_0_vm_fault_interrupt_state()
100 struct amdgpu_irq_src *source, in gmc_v11_0_process_interrupt()
A Dgmc_v12_0.c46 struct amdgpu_irq_src *src, in gmc_v12_0_ecc_interrupt_state()
54 struct amdgpu_irq_src *src, unsigned type, in gmc_v12_0_vm_fault_interrupt_state()
90 struct amdgpu_irq_src *source, in gmc_v12_0_process_interrupt()
/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_irq.c649 struct amdgpu_irq_src *source, in amdgpu_dm_irq_handler()
690 struct amdgpu_irq_src *source, in amdgpu_dm_set_hpd_irq_state()
702 struct amdgpu_irq_src *source, in dm_irq_state()
736 struct amdgpu_irq_src *source, in amdgpu_dm_set_pflip_irq_state()
750 struct amdgpu_irq_src *source, in amdgpu_dm_set_crtc_irq_state()
764 struct amdgpu_irq_src *source, in amdgpu_dm_set_vline0_irq_state()
778 struct amdgpu_irq_src *source, in amdgpu_dm_set_dmub_outbox_irq_state()
790 struct amdgpu_irq_src *source, in amdgpu_dm_set_vupdate_irq_state()
804 struct amdgpu_irq_src *source, in amdgpu_dm_set_dmub_trace_irq_state()

Completed in 68 milliseconds

12345