Home
last modified time | relevance | path

Searched refs:arm_smmu_cb_read (Results 1 – 5 of 5) sorted by relevance

/drivers/iommu/arm/arm-smmu/
A Darm-smmu-qcom-debug.c143 fsr = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_FSR); in qcom_tbu_halt()
153 sctlr_orig = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_SCTLR); in qcom_tbu_halt()
296 sctlr_orig = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_SCTLR); in qcom_iova_to_phys()
300 fsr = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_FSR); in qcom_iova_to_phys()
322 fsr = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_FSR); in qcom_iova_to_phys()
A Darm-smmu-qcom.c102 info->fsr = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSR); in qcom_adreno_smmu_get_fault_info()
103 info->fsynr0 = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSYNR0); in qcom_adreno_smmu_get_fault_info()
104 info->fsynr1 = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSYNR1); in qcom_adreno_smmu_get_fault_info()
108 info->contextidr = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_CONTEXTIDR); in qcom_adreno_smmu_get_fault_info()
136 reg = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_SCTLR); in qcom_adreno_smmu_set_stall()
164 reg = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_ACTLR); in qcom_adreno_smmu_set_prr_bit()
A Darm-smmu-impl.c136 reg = arm_smmu_cb_read(smmu, i, ARM_SMMU_CB_ACTLR); in arm_mmu500_reset()
139 reg = arm_smmu_cb_read(smmu, i, ARM_SMMU_CB_ACTLR); in arm_mmu500_reset()
A Darm-smmu.h530 #define arm_smmu_cb_read(s, n, o) \ macro
A Darm-smmu.c416 cfi->fsr = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_FSR); in arm_smmu_read_context_fault_info()
417 cfi->fsynr = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_FSYNR0); in arm_smmu_read_context_fault_info()

Completed in 638 milliseconds