Home
last modified time | relevance | path

Searched refs:as_uint64 (Results 1 – 9 of 9) sorted by relevance

/drivers/hv/
A Dmshv_synic.c466 simp.as_uint64 = hv_get_non_nested_msr(HV_MSR_SIMP); in mshv_synic_init()
475 hv_set_non_nested_msr(HV_MSR_SIMP, simp.as_uint64); in mshv_synic_init()
501 sint.as_uint64 = 0; in mshv_synic_init()
506 sint.as_uint64); in mshv_synic_init()
509 sint.as_uint64 = 0; in mshv_synic_init()
515 sint.as_uint64); in mshv_synic_init()
538 hv_set_non_nested_msr(HV_MSR_SIMP, simp.as_uint64); in mshv_synic_init()
563 sint.as_uint64); in mshv_synic_cleanup()
569 sint.as_uint64); in mshv_synic_cleanup()
584 simp.as_uint64 = hv_get_non_nested_msr(HV_MSR_SIMP); in mshv_synic_cleanup()
[all …]
A Dhv.c274 simp.as_uint64 = hv_get_msr(HV_MSR_SIMP); in hv_synic_enable_regs()
290 hv_set_msr(HV_MSR_SIMP, simp.as_uint64); in hv_synic_enable_regs()
293 siefp.as_uint64 = hv_get_msr(HV_MSR_SIEFP); in hv_synic_enable_regs()
309 hv_set_msr(HV_MSR_SIEFP, siefp.as_uint64); in hv_synic_enable_regs()
322 sctrl.as_uint64 = hv_get_msr(HV_MSR_SCONTROL); in hv_synic_enable_regs()
325 hv_set_msr(HV_MSR_SCONTROL, sctrl.as_uint64); in hv_synic_enable_regs()
354 simp.as_uint64 = hv_get_msr(HV_MSR_SIMP); in hv_synic_disable_regs()
369 hv_set_msr(HV_MSR_SIMP, simp.as_uint64); in hv_synic_disable_regs()
371 siefp.as_uint64 = hv_get_msr(HV_MSR_SIEFP); in hv_synic_disable_regs()
381 hv_set_msr(HV_MSR_SIEFP, siefp.as_uint64); in hv_synic_disable_regs()
[all …]
A Dmshv_root_hv_call.c408 input.as_uint64[0], input.as_uint64[1]); in hv_call_delete_vp()
652 input.as_uint64[0], in hv_call_delete_port()
653 input.as_uint64[1]); in hv_call_delete_port()
708 input.as_uint64[0], in hv_call_disconnect_port()
709 input.as_uint64[1]); in hv_call_disconnect_port()
722 input.as_uint64); in hv_call_notify_port_ring_empty()
A Dmshv_eventfd.c131 if (cmpxchg(&vp->vp_register_page->interrupt_vectors.as_uint64, in mshv_vp_irq_try_set_vector()
132 iv.as_uint64, new_iv.as_uint64) != iv.as_uint64) in mshv_vp_irq_try_set_vector()
178 vp->vp_register_page->interrupt_vectors.as_uint64) in mshv_try_assert_irq_fast()
A Dhyperv_vmbus.h38 u64 as_uint64; member
A Dmshv_root_main.c452 return vp->vp_register_page->interrupt_vectors.as_uint64; in mshv_vp_interrupt_pending()
703 &state_data.xsave.states.as_uint64); in mshv_vp_ioctl_get_set_state()
/drivers/clocksource/
A Dhyperv_timer.c104 timer_cfg.as_uint64 = 0; in hv_ce_set_oneshot()
124 hv_set_msr(HV_MSR_STIMER0_CONFIG, timer_cfg.as_uint64); in hv_ce_set_oneshot()
458 tsc_msr.as_uint64 = hv_get_msr(HV_MSR_REFERENCE_TSC); in suspend_hv_clock_tsc()
460 hv_set_msr(HV_MSR_REFERENCE_TSC, tsc_msr.as_uint64); in suspend_hv_clock_tsc()
469 tsc_msr.as_uint64 = hv_get_msr(HV_MSR_REFERENCE_TSC); in resume_hv_clock_tsc()
472 hv_set_msr(HV_MSR_REFERENCE_TSC, tsc_msr.as_uint64); in resume_hv_clock_tsc()
585 tsc_msr.as_uint64 = hv_get_msr(HV_MSR_REFERENCE_TSC); in hv_init_tsc_clocksource()
592 hv_set_msr(HV_MSR_REFERENCE_TSC, tsc_msr.as_uint64); in hv_init_tsc_clocksource()
/drivers/iommu/
A Dhyperv-iommu.c212 && data->entry.ioapic_rte.as_uint64) { in hyperv_root_ir_compose_msi_msg()
217 data->entry.ioapic_rte.as_uint64 = 0; in hyperv_root_ir_compose_msi_msg()
317 e->ioapic_rte.as_uint64) in hyperv_root_irq_remapping_free()
/drivers/net/ethernet/microsoft/mana/
A Dgdma_main.c362 writeq(e.as_uint64, addr); in mana_gd_ring_doorbell()

Completed in 24 milliseconds